HCPL-3150 Minimum Peak Output Current kV/µs Minimum Common Mode R

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

HCPL-3150 Minimum Peak Output Current kV/µs Minimum Common Mode R

Datasheet Thumbnail

Top Searches for this datasheet

Output Current IGBT Gate Drive Optocoupler Technical Data
HCPL-3150
Minimum Peak Output Current kV/µs Minimum Common Mode Rejection (CMR) 1500 Maximum Level Output Voltage (VOL) Eliminates Need Negative Gate Drive Maximum Supply Current Under Voltage Lock-Out Protection (UVLO) with Hysteresis Wide Operating Range: Volts Maximum Switching Speeds Industrial Temperature Range: -40°C 100°C Safety Regulatory Approval: Recognized 2500 Vrms min. UL1577 0884 Approved with VIORM Vpeak (Option only) Approved
Applications
Isolated IGBT/MOSFET Gate Drive Brushless Motor Drives Industrial Inverters Switch Mode Power Supplies (SMPS)
Description
HCPL-3150 consists GaAsP optically coupled integrated circuit with power output stage. This optocoupler
ideally suited driving power IGBTs MOSFETs used motor control inverter applications. high operating voltage range output stage provides drive voltages required gate controlled devices. voltage current supplied this optocoupler makes ideally suited directly driving IGBTs with ratings 1200 V/50 IGBTs with higher ratings, HCPL-3120 used drive discrete power stage which drives IGBT gate.
Functional Diagram
ANODE CATHODE
SHIELD
Truth Table
"Positive Going" (i.e., Turn-On) 13.5 13.5 "Negative-Going" (i.e., Turn-Off)
TRANSITION
bypass capacitor must connected between pins
CAUTION: advised that normal static precautions taken handling assembly this component prevent damage and/or degradation which induced ESD.
5965-4780E
1-197
Ordering Information
Specify Part Number followed Option Number desired) Example HCPL-3150#XXX Option Standard package, tube. 0884 VIORM Vpeak Option, tube. Gull Wing Surface Mount Option, tube. Tape Reel Packaging Option, 1000 reel. Option data sheets available. Contact Hewlett-Packard sales representative authorized distributor.
Package Outline Drawings
Standard Package
9.40 (0.370) 9.90 (0.390)
OPTION CODE* DATE CODE 6.10 (0.240) 6.60 (0.260) 7.36 (0.290) 7.88 (0.310)
0.20 (0.008) 0.33 (0.013)
3150 YYWW 1.19 (0.047) MAX.
TYP.
1.78 (0.070) MAX.
4.70 (0.185) MAX. 0.51 (0.020) MIN. 2.92 (0.115) MIN. DIAGRAM VDD1 VDD2
DIMENSIONS MILLIMETERS (INCHES). VIN+ VOUT+ 0.76 (0.030) 1.40 (0.055) 0.65 (0.025) MAX. 2.28 (0.090) 2.80 (0.110) LETTER MARKING CODE VOUT- OPTION NUMBERS. OPTION 060. GND1 GND2 MARKED. OPTION NUMBERS 5005
Gull-Wing Surface-Mount Option
9.65 0.25 (0.380 0.010)
LOCATION (FOR REFERENCE ONLY) 1.016 (0.040) 1.194 (0.047)
3150 YYWW
4.826 TYP. (0.190) 6.350 0.25 (0.250 0.010) 9.398 (0.370) 9.906 (0.390)
MOLDED
1.194 (0.047) 1.778 (0.070) 1.780 (0.070) MAX. 9.65 0.25 (0.380 0.010) 7.62 0.25 (0.300 0.010)
0.381 (0.015) 0.635 (0.025)
1.19 (0.047) MAX.
4.19 MAX. (0.165)
0.20 (0.008) 0.33 (0.013)
1.080 0.320 (0.043 0.013) 2.540 (0.100)
0.635 0.130 (0.025 0.005)
0.635 0.25 (0.025 0.010) NOM.
DIMENSIONS MILLIMETERS (INCHES). TOLERANCES (UNLESS OTHERWISE SPECIFIED): xx.xx 0.01 xx.xxx 0.005 LEAD COPLANARITY MAXIMUM: 0.102 (0.004)
1-198
Reflow Temperature Profile
145°C, 1°C/SEC 115°C, 0.3°C/SEC
Regulatory Information
HCPL-3150 been approved following organizations: Recognized under 1577, Component Recognition Program, File E55361. Approved under Component Acceptance Notice File 88324. (Option only) Approved under 0884/06.92 with VIORM Vpeak.
TEMPERATURE
100°C, 1.5°C/SEC
TIME MINUTES MAXIMUM SOLDER REFLOW THERMAL PROFILE (NOTE: NON-CHLORINE ACTIVATED FLUXES RECOMMENDED.)
0884 Insulation Characteristics (Option Only)
Description Symbol Installation classification 0110/1.89, Table rated mains voltage Vrms rated mains voltage Vrms Climatic Classification Pollution Degree (DIN 0110/1.89) Maximum Working Insulation Voltage VIORM Input Output Test Voltage, Method VIORM 1.875 VPR, 100% Production Test with sec, Partial discharge Input Output Test Voltage, Method VIORM VPR, Type Sample Test, sec, Partial discharge Highest Allowable Overvoltage* VIO(Transient Overvoltage tini sec) Safety-Limiting Values Maximum Values Allowed Event Failure, Also Figure Thermal Derating Curve. Case Temperature Input Current INPUT Output Power OUTPUT Insulation Resistance Characteristic I-IV I-III 55/100/21 1181 Unit
Vpeak Vpeak
6000
Vpeak Vpeak
*Refer front optocoupler section current Catalog, under Product Safety Regulations section, (VDE 0884) detailed description Method Method partial discharge test profiles. Note: Isolation characteristics guaranteed only within safety maximum ratings which must ensured protective circuits application.
1-199
Insulation Safety Related Specifications
Parameter Minimum External (External Clearance) Minimum External Tracking (External Creepage) Minimum Internal Plastic (Internal Clearance) Tracking Resistance (Comparative Tracking Index) Isolation Group Symbol L(101) L(102) Value Units 0.08 IIIa Volts Conditions Measured from input terminals output terminals, shortest distance through air. Measured from input terminals output terminals, shortest distance path along body. Through insulation distance conductor conductor. 112/VDE 0303 Part Material Group (DIN 0110, 1/89, Table
Option surface mount classification Class accordance wtih CECC 00802.
Absolute Maximum Ratings
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current pulse width, pps) Reverse Input Voltage "High" Peak Output Current "Low" Peak Output Current Supply Voltage Output Voltage Output Power Dissipation Total Power Dissipation Lead Solder Temperature Solder Reflow Temperature Profile Symbol IF(AVG) IF(TRAN) Min. Max. Units Note
Volts IOH(PEAK) IOL(PEAK) (VCC VEE) Volts VO(PEAK) Volts 260°C sec., below seating plane Package Outline Drawings Section
Recommended Operating Conditions
Parameter Power Supply Voltage Input Current (ON) Input Voltage (OFF) Operating Temperature Symbol (VCC VEE) IF(ON) VF(OFF) Min. -3.0 Max. Units Volts
1-200
Electrical Specifications (DC)
Over recommended operating conditions 100°C, IF(ON) VF(OFF) -3.0 Ground) unless otherwise specified. Parameter Symbol Min. Typ.* Max. Units Test Conditions Fig. Note High Level (VCC Output Current (VCC Level (VEE Output Current (VEE High Level Output (VCC (VCC -100 Voltage Level Output Voltage High Level ICCH Output Open, Supply Current Level ICCL Output Open, Supply Current -3.0 +0.8 Threshold Input IFLH Current High Threshold Input VFHL Voltage High Input Forward Voltage Temperature -1.6 mV/°C Coefficient Forward Voltage Input Reverse Breakdown Voltage Input Capacitance MHz, UVLO Threshold VUVLO+ 11.0 12.3 13.5 VUVLO9.5 10.7 12.0 UVLO Hysteresis UVLOHYS
*All typical values 25°C unless otherwise noted.
1-201
Switching Specifications (AC)
Over recommended operating conditions 100°C, IF(ON) VF(OFF) -3.0 Ground) unless otherwise specified. Parameter Propagation Delay Time High Output Level Symbol tPLH Min. 0.10 Typ.* 0.30 Max. 0.50 Units Test Conditions kHz, Duty Cycle Fig. Note
Propagation Delay tPHL 0.10 Time Output Level Pulse Width Distortion Propagation Delay -0.35 Difference Between (tPHL tPLH) Parts Rise Time Fall Time UVLO Turn tUVLO Delay UVLO Turn tUVLO Delay Output High Level |CMH| Common Mode Transient Immunity Output Level |CML| Common Mode Transient Immunity
0.27
0.50
0.35
34,35
kV/µs
25°C, 1500 25°C, 1500
kV/µs
Package Characteristics
Parameter Symbol Input-Output VISO Momentary Withstand Voltage** Resistance RI-O (Input Output) Capacitance CI-O (Input Output) LED-to-Case Thermal Resistance LED-to-Detector Thermal Resistance Detector-to-Case Thermal Resistance Min. 2500 Typ.* Max. Units Vrms Test Conditions 50%, min., 25°C VI-O Thermocouple located center underside package Fig. Note
1012
°C/W °C/W °C/W
*All typical values 25°C unless otherwise noted. **The Input-Output Momentary Withstand Voltage dielectric voltage rating that should interpreted input-output continuous voltage rating. continuous voltage rating refer your equipment level safety specification Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."
1-202
Notes: Derate linearly above 70°C free-air temperature rate mA/°C. Maximum pulse width maximum duty cycle 0.2%. This value intended allow component tolerances designs with peak minimum Applications section additional details limiting peak. Derate linearly above 70°C free-air temperature rate mW/°C. Derate linearly above 70°C free-air temperature rate mW/°C. maximum junction temperature should exceed 125°C. Maximum pulse width maximum duty cycle 0.5%. this test measured with load current. When driving capacitive
loads will approach approaches zero amps. Maximum pulse width maximum duty cycle 20%. accordance with UL1577, each optocoupler proof tested applying insulation test voltage 3000 Vrms second (leakage detection current limit, II-O µA). This test performed before 100% production test partial discharge (method shown 0884 Insulation Characteristics Table, applicable. Device considered two-terminal device: pins shorted together pins shorted together. difference between tPHL tPLH between HCPL-3150 parts
under same test condition. Pins need connected common. Common mode transient immunity high state maximum tolerable |dVCM /dt| common mode pulse, VCM, assure that output will remain high state (i.e., 15.0 Common mode transient immunity state maximum tolerable |dVCM/dt| common mode pulse, VCM, assure that output will remain state (i.e., This load condition approximates gate load 1200 V/25 IGBT. Pulse Width Distortion (PWD) defined |tPHL-tPLH| given device.
(VOH HIGH OUTPUT VOLTAGE DROP
OUTPUT HIGH CURRENT
(VOH OUTPUT HIGH VOLTAGE DROP
IOUT -100
0.50 VOUT
0.45
0.40
0.35
0.30 0.25
TEMPERATURE
TEMPERATURE
OUTPUT HIGH CURRENT
Figure Temperature.
Figure Temperature.
Figure IOH.
OUTPUT VOLTAGE
OUTPUT CURRENT
OUTPUT VOLTAGE
VF(OFF) -3.0
VF(OFF) -3.0 IOUT
VF(OFF) -3.0 VOUT
OUTPUT CURRENT
TEMPERATURE
TEMPERATURE
Figure Temperature.
Figure Temperature.
Figure IOL.
1-203
SUPPLY CURRENT
SUPPLY CURRENT
IFLH HIGH CURRENT THRESHOLD
OUTPUT OPEN
ICCH ICCL
ICCH ICCL
ICCH ICCL
ICCH ICCL
TEMPERATURE
SUPPLY VOLTAGE
TEMPERATURE
Figure Temperature.
Figure VCC.
Figure IFLH Temperature.
PROPAGATION DELAY PROPAGATION DELAY
PROPAGATION DELAY
DUTY CYCLE
TPLH TPHL
DUTY CYCLE
IF(ON) IF(OFF) DUTY CYCLE
TPLH TPHL
TPLH TPHL
SUPPLY VOLTAGE
FORWARD CURRENT
TEMPERATURE
Figure Propagation Delay VCC.
Figure Propagation Delay
Figure Propagation Delay Temperature.
PROPAGATION DELAY PROPAGATION DELAY
OUTPUT VOLTAGE
DUTY CYCLE
DUTY CYCLE
TPLH TPHL
TPLH TPHL
SERIES LOAD RESISTANCE
LOAD CAPACITANCE
FORWARD CURRENT
Figure Propagation Delay
Figure Propagation Delay
Figure Transfer Characteristics.
1-204
1000
FORWARD CURRENT
25°C
0.01
0.001 1.10
1.20
1.30
1.40
1.50
1.60
FORWARD VOLTAGE
Figure Input Current Forward Voltage.
Figure Test Circuit.
Figure Test Circuit.
Figure Test Circuit.
Figure Test Circuit.
Figure IFLH Test Circuit.
Figure UVLO Test Circuit.
1-205
DUTY CYCLE
VOUT tPLH tPHL
Figure tPLH, tPHL, Test Circuit Waveforms.
SWITCH SWITCH 1500
Figure Test Circuit Waveforms.
Applications Information
Eliminating Negative IGBT Gate Drive keep IGBT firmly off, HCPL-3150 very maximum specification HCPL-3150 realizes this very using DMOS transistor with (typical) resistance pull down circuit. When HCPL-3150 state,
IGBT gate shorted emitter Minimizing lead inductance from HCPL-3150 IGBT gate emitter (possibly mounting HCPL-3150 small board directly above IGBT) eliminate need negative IGBT gate drive many applications shown Figure Care should taken with such board design avoid
routing IGBT collector emitter traces close HCPL3150 input this result unwanted coupling transient signals into HCPL-3150 degrade performance. IGBT drain must routed near HCPL-3150 input, then should reverse-biased when state, prevent transient signals coupled from IGBT drain from turning HCPL-3150.)
HCPL-3150
HVDC
CONTROL INPUT 74XXX OPEN COLLECTOR
3-PHASE
HVDC
Figure Recommended Drive Application Circuit.
1-206
Selecting Gate Resistor (Rg) Minimize IGBT Switching Losses. Step Calculate Minimum From Peak Specification. IGBT Figure analyzed simple circuit with voltage supplied HCPL-3150. (VCC VOL) --------------- IOLPEAK (VCC ---------------- IOLPEAK ------------------ 30.5
value previous equation conservative value peak current (see Figure lower values voltage supplied HCPL-3150 ideal voltage step. This results lower peak currents (more margin) than predicted this analysis. When negative gate drive used previous equation equal zero volts. Step Check HCPL-3150 Power Dissipation Increase Necessary. HCPL-3150 total power dissipation (PT) equal emitter power (PE) output power (PO):
Duty Cycle PO(BIAS) (SWITCHING) (VCC VEE) ESW(RG, circuit Figure with (worst case) 30.5 Duty Cycle 80%, 90°C: 4.25 (PO(MAX) 90°C mW/C)
HCPL-3150
HVDC
CONTROL INPUT 74XXX OPEN COLLECTOR
3-PHASE
HVDC
Figure HCPL-3150 Typical Application Circuit with Negative IGBT Gate Drive.
Parameter Duty Cycle
Description Current Voltage Maximum Duty Cycle
Parameter ESW(Rg,Qg)
Description Supply Current Positive Supply Voltage Negative Supply Voltage Energy Dissipated HCPL-3150 each IGBT Switching Cycle (See Figure Switching Frequency
1-207
value 4.25 previous equation obtained derating (which occurs -40°C) 90°C (see Figure Since this case greater than PO(MAX), must increased reduce HCPL3150 power dissipation. PO(SWITCHING MAX) PO(MAX) PO(BIAS) PO(SWITCHINGMAX) ESW(MAX) --------------- ------- 3.45 from Figure value 3.45 gives
Thermal Model
steady state thermal model HCPL-3150 shown Figure thermal resistance values given this model used calculate temperatures each node given operating condition. shown model, heat generated flows through which raises case temperature accordingly. value depends conditions board design therefore, determined designer. value 83°C/W obtained from thermal measurements using inch board, with small traces ground plane), single HCPL3150 soldered into center board still air. absolute maximum power dissipation derating specifications assume CAvalue 83°C/W.
shown Figure HCPL3150 improves performance using detector with optically transparent Faraday shield, which diverts tively coupled current away from LC||(LD sensitive circuitry. ---------------- ever, this shield does eliminate capacitive coupling between optocoupLC --------------- pins shown Figure This capacitive coupling causes perturbations DC||(LD current during common mode transients becomes Inserting values major source failures shown Figure gives: shielded optocoupler. main design objective high (230°C/W drive circuit becomes (49°C/W keeping proper (49°C/W state off) during common (104°C/W mode transients. example, recommended application example, given circuit (Figure 25), achieve 70°C kV/µs while minimizing 83°C/W: component complexity. From thermal mode Figure detector junction temperatures expressed
313°C/W 132°C/W 313°C/W 132°C/W 70°C 117°C 132°C/W 187°C/W 132C/W 187°C/W 70°C 123°C
Techniques keep proper state discussed next sections.
ENERGY SWITCHING CYCLE
should limited 125°C based board layout part placement (CA) specific application.
Drive Circuit Considerations Ultra High Performance
Without detector shield, dominant cause optocoupler failure capacitive coupling from input side optocoupler, through package, detector
GATE RESISTANCE
Figure Energy Dissipated HCPL-3150 Each IGBT Switching Cycle.
1-208
439°C/W 391°C/W 83°C/W* 119°C/W
junction temperature detector junction temperature case temperature measured center package bottom LED-to-case thermal resistance LED-to-detector thermal resistance detector-to-case thermal resistance case-to-ambient thermal resistance will depend board design placement part.
Figure Thermal Model.
with (CMRH)
high drive circuit must keep during common mode transients. This achieved overdriving current beyond input threshold that pulled below threshold during transient. minimum current provides adequate margin over maximum IFLH achieve kV/µs CMR.
open collector drive circuit, shown Figure cannot keep during +dVCM/dt transient, since current flowing through CLEDN must supplied LED, recommended applications requiring ultra high CMRL performance. Figure alternative drive circuit which, like recommended application circuit (Figure 25), does achieve ultra high performance shunting state.
optocoupler output will into state with typical delay, UVLO Turn Delay, When HCPL-3150 output state supply voltage rises above HCPL3150 VUVLO+ threshold (11.0 VUVLO+ 13.5), optocoupler will into high state (assuming "ON") with typical delay, UVLO TURN Delay,
with (CMRL)
high drive circuit must keep VF(OFF)) during common mode transients. example, during -dVCM/dt transient Figure current flowing through CLEDP also flows through RSAT VSAT logic gate. long state voltage developed across logic gate less than VF(OFF), will remain common mode failure will occur.
Under Voltage Lockout Feature
HCPL-3150 contains under voltage lockout (UVLO) feature that designed protect IGBT under fault conditions which cause HCPL-3150 supply voltage (equivalent fully-charged IGBT gate voltage) drop below level necessary keep IGBT resistance state. When HCPL-3150 output high state supply voltage drops below HCPL-3150 VUVLO- threshold (9.5 <VUVLO- <12.0),
Dead Time Propagation Delay Specifications
HCPL-3150 includes Propagation Delay Difference (PDD) specification intended help designers minimize "dead time" their power inverter designs. Dead time time period during which both high side power transistors Figure off. overlap conduction will result large currents flowing through power devices from highto low-voltage motor rails. minimize dead time given design, turn LED2 should delayed (relative
1-209
CLEDP
CLEDO1 CLEDP
CLEDO2
CLEDN
CLEDN
SHIELD
Figure Optocoupler Input Output Capacitance Model Unshielded Optocouplers.
Figure Optocoupler Input Output Capacitance Model Shielded Optocouplers.
CLEDP
ILEDP
VSAT
CLEDP
CLEDN
SHIELD
CLEDN ILEDN
ARROWS INDICATE DIRECTION CURRENT FLOW DURING -dVCM/dt.
SHIELD
Figure Equivalent Circuit Figure During Common Mode Transient.
Figure Recommended Open Collector Drive Circuit.
CLEDP
CLEDN
SHIELD
Figure Recommended Drive Circuit Ultra-High CMR.
turn LED1) that under worst-case conditions, transistor just turned when transistor turns shown Figure amount delay necessary achieve this conditions equal maximum value propagation delay difference specification, PDDMAX, which specified over operating temperature range -40°C 100°C. Delaying signal maximum propagation delay difference ensures that minimum dead time zero, does tell designer what maximum dead time will
maximum dead time equivalent difference between maximum minimum propagation delay difference specifications shown Figure maximum dead time HCPL-3150 (-350 ns)) over operating temperature range -40°C 100°C. Note that propagation delays used calculate dead time taken equal temperatures test conditions since optocouplers under consideration typically mounted close proximity each other switching identical IGBTs.
1-210
ILED1
OUTPUT VOLTAGE
VOUT1
(10.7, 0.1) (12.3, 0.1) (12.3, 10.8) (10.7, 9.2)
VOUT2 ILED2
tPHL tPLH PDD* (tPHL- tPLH)MAX tPHL tPLH
*PDD PROPAGATION DELAY DIFFERENCE NOTE: CALCULATIONS PROPAGATION DELAYS TAKEN SAME TEMPERATURE TEST CONDITIONS.
(VCC SUPPLY VOLTAGE
Figure 36.Under Voltage Lock Out.
Figure Minimum Skew Zero Dead Time.
OUTPUT POWER INPUT CURRENT
(mW) (mA)
ILED1
VOUT1
VOUT2
ILED2 tPHL tPHL tPLMIN
CASE TEMPERATURE
tPLH (tPHL-tPLH) PDD* MAXIMUM DEAD TIME (DUE OPTOCOUPLER) (tPHL tPHL MIN) (tPLH tPLH MIN) (tPHL tPLH MIN) (tPHL tPLH MAX) PDD* PDD* *PDD PROPAGATION DELAY DIFFERENCE NOTE: DEAD TIME CALCULATIONS PROPAGATION DELAYS TAKEN SAME TEMPERATURE TEST CONDITIONS.
Figure Thermal Derating Curve, Dependence Safety Limiting Value with Case Temperature 0884.
Figure Waveforms Dead Time.
1-211

HCPL-3150 Minimum Peak Output Current kV/µs Minimum Common Mode R

Top Searches for this datasheet

Other recent searches