16Mbyte(4Mx36) Fast Page with Parity Mode, 2K/4K Refresh Part HMD4M36M

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

16Mbyte(4Mx36) Fast Page with Parity Mode, 2K/4K Refresh Part HMD4M36M

Datasheet Thumbnail

Top Searches for this datasheet

HMD4M36M9G, HMD4M36M9AG
16Mbyte(4Mx36) Fast Page with Parity Mode, 2K/4K Refresh Part HMD4M36M9G, HMD4M36M9AG
HMD4M36M9G dynamic high-density memory module. module HMD4M36M9G consists eight CMOS DRAMs 24-pin packages CMOS Quad /CAS DRAM 28-pin package mounted 72-pin, double-sided, FR-4-printed circuit board. 0.1uF 0.22uF decoupling capacitor mounted printed circuit board each DRAM. module single In-line memory module with edge connections intended mounting 72-pin edge connector sockets. module components powered from single power supply inputs outputs -compatible.
FEATURES
Part Identification HMD4M36M9G- 2,048 cycles/32ms Ref. Gold Lead HMD4M36M9AG-4,096 cycles/64ms Ref. Gold Lead Access times 50ns, 60ns High-density 16MByte design 2,048 Cycles/32ms Ref. Single ±0.5V power supply JEDEC standard pinout Fast page mode operation /CAS-before-/RAS refresh capability compatible inputs outputs FR4-PCB design
ASSIGNMENT
SYMBOL DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 SYMBOL DQ24 DQ25 /RAS2 DQ26 DQ17 DQ35 /CAS0 /CAS2 /CAS3 /CAS1 /RAS0 SYMBOL DQ27 DQ10 DQ28 DQ11 DQ29 DQ12 DQ30 DQ13 DQ31 DQ32 DQ14 DQ33 DQ15 DQ34 DQ16
OPTIONS
Timing 50ns access 60ns access Packages 72-pin SIMM
MARKING
90ns
PERFORMANCE RANGE
Speed tRAC 50ns 60ns tCAC 13ns 15ns
110ns
PRESENCE DETECT PINS
50ns 60ns *A11 used only HMD4M36M9AG Address Input(4K Ref.) Address Input(2K Ref.)
URL:www.hbe.co.kr REV.1.0 (August.2002)
HANBit Electronics Co.,Ltd.
FUNCTIONAL BLOCK DIAGRAM
/CAS0 /RAS0
HMD4M36M9G, HMD4M36M9AG
A0-A10(A11)
DQ0-DQ3
A0-A10(A11)
DQ4-DQ7
/CAS1
A0-A10(A11)
DQ9-DQ12
A0-A10(A11)
DQ13-DQ16
CAS0 CAS0 CAS0 CAS0
A0-A10(A11)
DQ17 DQ26 DQ35
/CAS2
/RAS2
A0-A10(A11)
DQ18-DQ21
A0-A10(A11)
DQ22-DQ25
/CAS3
A0-A10(A11)
DQ27-DQ30
A0-A10 (A11)DQ3
DQ31-DQ34
A0-A10(A11)
0.1uF Capacitor each DRAM
0.22uF
URL:www.hbe.co.kr REV.1.0 (August.2002)
HANBit Electronics Co.,Ltd.
ABSOLUTE MAXIMUM RATINGS
PARAMETER Voltage Relative Voltage Supply Relative Power Dissipation Storage Temperature
HMD4M36M9G, HMD4M36M9AG
SYMBOL ,OUT TSTG
RATING 7.0V 7.0V -55oC 150oC
Short Circuit Output Current 50mA Permanent device damage occur Absolute Maximum Ratings" exceeded. Functional operation should restricted conditions detailed operational sections this data sheet. Exposure absolute maximum rating conditions extended periods affect device reliability.
RECOMMENDED OPERATING CONDITIONS
(Voltage reference VSS, TA=0 PARAMETER Supply Voltage Ground Input High Voltage Input Voltage SYMBOL -1.0 TYP. Vcc+1 UNIT
OPERATING CHARACTERISTICS
SYMBOL ICC1 SPEED ICC2 ICC3 ICC4 ICC5 ICC6 Il(L) IO(L) ICC2 Standby Current /RAS=/CAS=VIH ICC3 /RAS Only Refresh Current /CAS=V /RAS, Address cycling @tRC=min ICC4 Fast Page Mode Current (/RAS=VIL, /CAS, Address cycling @tPC=min
URL:www.hbe.co.kr REV.1.0 (August.2002) -3HANBit Electronics Co.,Ltd.
UNITS
ICC1 Operating Current (/RAS /CAS Address cycling RC=min.)
ICC5 Standby Current (/RAS=/CAS=Vcc-0.2V
HMD4M36M9G, HMD4M36M9AG
ICC6 /CAS-Before-/RAS Refresh Current (/RAS /CAS cycling RC=min Input Leakage Current (Any input 6.5V, other pins under test Output Leakage Current (Data disabled, VOUT 5.5V Output High Voltage Level (IOH= -5mA Output Voltage Level (IOL 4.2mA NOTE: ICC1, ICC3, ICC4 ICC6 dependent output loading cycle rates. Specified values obtained with output open. specified average current. ICC1 ICC3, address changed maximum once while /RAS=VIL. ICC4, address changed maximum once within page mode cycle.
CAPACITANCE
TA=25 SYMBOL CIN1 CIN3 CIN4
DESCRIPTION Input Capacitance (A0-A10) Input Capacitance (/WE) Input Capacitance (/RAS0, /RAS2) Input Capacitance (/CAS0-/CAS3) Input Output Capacitance (DQ0-35)
UNITS
CHARACTERISTICS
70oC 5V±10%, notes 1,2.) UNIT
STANDARD OPERATION Random read write cycle time Access time from /RAS Access time from /CAS Access time from column address /CAS output Low-Z Output buffer turn-off delay Transition time (rise fall) /RAS precharge time /RAS pulse width /RAS hold time /CAS hold time /CAS pulse width /RAS /CAS delay time /RAS column address delay time /CAS /RAS precharge time address set-up time address hold time Column address set-up time
URL:www.hbe.co.kr REV.1.0 (August.2002)
SYMBOL tRAC tCAC tCLZ tOFF tRAS tRSH tCSH tCAS tRCD tRAD tCRP tASR tRAH tASC
HANBit Electronics Co.,Ltd.
Column address hold time Column address hold referenced /RAS Column Address /RAS lead time Read command set-up time Read command hold referenced /CAS Read command hold referenced /RAS Write command hold time Write command hold referenced /RAS Write command pulse width Write command /RAS lead time Write command /CAS lead time Data-in set-up time Data-in hold time Data-in hold referenced /RAS Refresh period Ref. Write command set-up time /CAS setup time (C-B-R refresh) /CAS hold time (C-B-R refresh) /RAS precharge /CAS hold time Access time from /CAS precharge Fast page mode cycle time /CAS precharge time (Fast page) /RAS pulse width (Fast page) /RAS precharge time (C-B-R refresh) /RAS hold time (C-B-R refresh)
HMD4M36M9G, HMD4M36M9AG
tCAH tRAL tRCS tRCH tRRH tWCH tWCR tRWL tCWL tDHR tREF tWCS tCSR tCHR tRPC tCPA tRASP tWRP tWRH 200K 200K
/CAS precharge(C-B-R counter test) tCPT NOTES 1.An initial pause 200µs required after power-up followed /RAS-only /CAS-before-/RAS refresh cycles before proper device operation achieved. 2.VIH (min) (max) reference levels measuring timing input signals. Transition times measured between VIH(min) VIL(max) assumed inputs. 3.Measured with load equivalent 2TTL loads 100pF. 4.Operation within tRCD(max) limit insures that tRAC(max) met. tRCD(max) specified reference point only. tRCD greater than specified tRCD(max) limit, then access time controlled exclusively tCAC. 5.Assumes that tRCD tRCD(max) tAR, tWCR, tDHR referenced tRAD(max) 7.This parameter defines time which output achieves open circuit condition referenced VOL. tWCS, tRWD, tCWD tAWD restrictive operating parameter. They included data sheet electrical characteristic only. tWCS(min) cycle early write cycle data will remain high impedance duration cycle. Either tRCH tRRH must satisfied read cycle. These parameters referenced /CAS leading edge early write cycles leading edge readwrite cycles. Operation within tRAD(max) limit insures that tRAC(max) met. tRAD(max) specified reference point only. tRAD greater than specified tRAD(max) limit. then access time controlled
URL:www.hbe.co.kr REV.1.0 (August.2002) -5HANBit Electronics Co.,Ltd.
TIMING DIAGRAM
Please refer attached timing diagram chart
HMD4M36M9G, HMD4M36M9AG
PACKAGING INFORMATION
SIMM DESIGN
0.25
2.54
1.27±0.08mm 1.27 Gold 1.04±0.10 Solder:0.914±0.10mm
ORDERING INFORMATION
Part Number Density Org. Package Refresh Cycle 2,048 Cycles 32ms Ref. 4,096 Cycle 64ms Ref. 2,048 Cycles 32ms Ref. 4,096 Cycle 64ms Ref. Speed
HMD4M36M9G-5 HMD4M36M9AG-5 HMD4M36M9G-6 HMD4M36M9AG-6
URL:www.hbe.co.kr REV.1.0 (August.2002)
16MByte 16MByte 16MByte 16MByte
36bit 36bit 36bit 36bit
Pin-SIMM Pin-SIMM Pin-SIMM Pin-SIMM
5.0V 5.0V 5.0V 5.0V
50ns 50ns 60ns 60ns
HANBit Electronics Co.,Ltd.
HMD4M36M9G, HMD4M36M9AG
URL:www.hbe.co.kr REV.1.0 (August.2002)
HANBit Electronics Co.,Ltd.

16Mbyte(4Mx36) Fast Page with Parity Mode, 2K/4K Refresh Part HMD4M36M

Top Searches for this datasheet

Other recent searches