Download

PDF Abstract Text:

For a complete data sheet, please also download:

· The IC06 74HC / HCT / HCU / HCMOS Logic Family Specifications · The IC06 74HC / HCT / HCU / HCMOS Logic Package Information · The IC06 74HC / HCT / HCU / HCMOS Logic Package Outlines

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
· The IC06 74HC / HCT / HCU / HCMOS Logic Family Specifications · The IC06 74HC / HCT / HCU / HCMOS Logic Package Information · The IC06 74HC / HCT / HCU / HCMOS Logic Package Outlines
74HC / HCT4017 Johnson decade counter with 10 decoded outputs
Product specification File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
FEATURES · Output capability: standard · ICC category: MSI GENERAL DESCRIPTION The 74HC / HCT4017 are high-speed Si-gate CMOS devices and are pin compatible with the "4017" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC / HCT4017 are 5-stage Johnson decade counters with 10 decoded active HIGH outputs (Q0 to Q9), an active LOW output from the most significant flip-flop (Q5-9), active HIGH and active LOW clock inputs (CP0 and
74HC / HCT4017
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
PIN DESCRIPTION PIN NO. 3, 2, 4, 7, 10, 1, 5, 6, 9, 11 8 12 13 14 15 16 SYMBOL Q0 to Q9 GND Q5-9 CP1 CP0 MR VCC NAME AND FUNCTION decoded outputs ground (0 V) carry output (active LOW)
74HC / HCT4017
clock input (HIGH-to-LOW, edge-triggered) clock input (LOW-to-HIGH, edge-triggered) master reset input (active HIGH) positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
74HC / HCT4017
Fig.4 Functional diagram.
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
74HC / HCT4017
Fig.5 Logic diagram.
Fig.6 Timing diagram.
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC / HCT / HCU / HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI
74HC / HCT4017
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
74HC / HCT4017
TEST CONDITIONS UNIT VCC WAVEFORMS (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.9
tPHL / tPLH
Fig.9
tPHL / tPLH
Fig.9
tPHL / tPLH
Fig.9
Fig.8
tTHL / tTLH
Fig.9
Fig.8
Fig.7
Fig.8
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC / HCT / HCU / HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI
74HC / HCT4017
Note to HCT types The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT CP1 CP0 MR UNIT LOAD COEFFICIENT 0.40 0.25 0.50
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
min. typ. max.
74HC / HCT4017
TEST CONDITIONS UNIT VCC (V) 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 WAVEFORMS
-40 to+85
min. max.
-40 to+125
min. max.
tPHL / tPLH tPHL / tPLH tPHL / tPLH tPHL / tPLH tPHL tPLH tTHL / tTLH tW tW trem tsu
propagation delay CP0 to Qn propagation delay CP0 to Q5-9 propagation delay CP1 to Qn propagation delay CP1 to Q5-9 propagation delay MR to Q1-9 propagation delay MR to Q5-9, Q0 output transition time clock pulse width HIGH or LOW master reset pulse width HIGH removal time MR to CP0, CP1 set-up time CP1 to CP0 CP0 to CP1 hold time CP0 to CP1 CP1 to CP0 16 16 5 10
Fig.9 Fig.9 Fig.9 Fig.9 Fig.8 Fig.8 Fig.9 Fig.8 Fig.8 Fig.8 Fig.7
Fig.7
maximum clock pulse 30 frequency
Fig.8
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
AC WAVEFORMS
74HC / HCT4017
Fig.7 Waveforms showing the hold and set-up times for CP0 to CP1 and CP1 to CP0.
Fig.8
Waveforms showing the minimum pulse widths for CP0, CP1 and MR inputs the recovery time for MR and the propagation delays for MR to Qn and Q5-9 outputs.
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
74HC / HCT4017
Fig.9 Waveforms showing the propagation delays for CP0, CP1 to Qn, Q5-9 outputs and the output transition times.
December 1990
Philips Semiconductors
Product specification
Johnson decade counter with 10 decoded outputs
APPLICATION INFORMATION Some applications for the "4017" are: · Decade counter with decimal decoding · 1 out of n decoding counter (when cascaded) · Sequential controller · Timer
74HC / HCT4017
Figure 10 shows a technique for extending the number of decoded output states for the "4017". Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).
It is essential not to enable the counter on CP1 when CP0 is HIGH, or on CP0 when CP1 is LOW, as this would cause an extra count.
Fig.10 Counter expansion
Figure 11 shows an example of a divide-by 2 through divide-by 10 circuit using one "4017". Since "4017" has an asynchronous reset, the output pulse widths are narrow (minimum expected pulse width is 6 ns). The output pulse widths can be enlarged by inserting a RC network at the MR input.
Fig.11 Divide-by 2 through divide-by 10.
PACKAGE OUTLINES See "74HC / HCT / HCU / HCMOS Logic Package Outlines".
December 1990