Triacs logic level Passivated, sensitive gate triacs plastic enve

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Triacs logic level Passivated, sensitive gate triacs plastic enve

Datasheet Thumbnail

Top Searches for this datasheet

Triacs logic level
Passivated, sensitive gate triacs plastic envelope, intended general purpose bidirectional switching phase control applications. These devices intended interfaced directly microcontrollers, logic integrated circuits other power gate trigger circuits.
BT131 series
QUICK REFERENCE DATA
SYMBOL VDRM IT(RMS) ITSM PARAMETER BT131Repetitive peak off-state voltages on-state current Non-repetitive peak on-state current MAX. MAX. MAX. UNIT
PINNING TO92
DESCRIPTION main terminal
CONFIGURATION
SYMBOL
gate main terminal
LIMITING VALUES
Limiting values accordance with Absolute Maximum System (IEC 134). SYMBOL VDRM IT(RMS) ITSM PARAMETER Repetitive peak off-state voltages on-state current Non-repetitive peak on-state current fusing Repetitive rate rise on-state current after triggering full sine wave; Tlead full sine wave; prior surge 16.7 dIG/dt A/µs GT2- GT2- CONDITIONS MIN. -500 5001 MAX. -600 6001 17.6 1.28 -800 UNIT A/µs A/µs A/µs A/µs
dIT/dt
PG(AV) Tstg
Peak gate current Peak gate voltage Peak gate power Average gate power Storage temperature Operating junction temperature
over period
Although recommended, off-state voltages 800V applied without damage, triac switch on-state. rate rise current should exceed A/µs. December 2000 2.000
Triacs logic level
THERMAL RESISTANCES
SYMBOL j-lead PARAMETER Thermal resistance junction lead Thermal resistance junction ambient CONDITIONS full cycle half cycle mounted;lead length MIN.
BT131 series
TYP.
MAX.
UNIT
STATIC CHARACTERISTICS
unless otherwise stated SYMBOL PARAMETER Gate trigger current CONDITIONS GT2- GT2- GT2- GT2- MIN. TYP. MAX. UNIT
Latching current
Holding current On-state voltage Gate trigger voltage Off-state leakage current
VDRM(max);
DYNAMIC CHARACTERISTICS
unless otherwise stated SYMBOL dVD/dt PARAMETER Critical rate rise off-state voltage Gate controlled turn-on time CONDITIONS VDRM(max); exponential waveform; VDRM(max); dIG/dt A/µs MIN. TYP. MAX. UNIT V/µs
December 2000
2.000
Triacs logic level
BT131 series
Ptot
Tsp(max)
IT(RMS)
IT(RMS)
Fig.1. Maximum on-state dissipation, Ptot, versus on-state current, IT(RMS), where conduction angle.
Fig.4. Maximum permissible current IT(RMS) versus lead temperature Tlead.
IT(RMS)
1000
ITSM
BT132D
ITSM
time
initial T/dt limit quadrant 10us
0.01
100us
10ms
100ms
surge duration
Fig.2. Maximum permissible non-repetitive peak on-state current ITSM, versus pulse width sinusoidal currents, 20ms.
ITSM ITSM time
Fig.5. Maximum permissible repetitive on-state current IT(RMS), versus surge duration, sinusoidal currents, Tlead 51°C.
VGT(Tj) VGT(25
initial
Number cycles 50Hz
1000
Fig.3. Maximum permissible non-repetitive peak on-state current ITSM, versus number cycles, sinusoidal currents,
Fig.6. Normalised gate trigger voltage VGT(Tj)/ VGT(25°C), versus junction temperature
December 2000
2.000
Triacs logic level
BT131 series
IGT(Tj) IGT(25 GT2- GT2-
0.21 Ohms
Fig.7. Normalised gate trigger current IGT(Tj)/ IGT(25°C), versus junction temperature
IL(Tj) IL(25
Fig.10. Typical maximum on-state characteristic.
j-sp (K/W)
unidirectional bidirectional
0.01 10us 0.1ms 10ms 0.1s
Fig.8. Normalised latching current IL(Tj)/ IL(25°C), versus junction temperature
IH(Tj) IH(25C)
Fig.11. Transient thermal impedance j-lead, versus pulse width
dVD/dt (V/us)
1000
Fig.9. Normalised holding current IH(Tj)/ IH(25°C), versus junction temperature
Fig.12. Typical, critical rate rise off-state voltage, dVD/dt versus junction temperature
December 2000
2.000
Triacs logic level
MECHANICAL DATA
Plastic single-ended leaded (through hole) package; leads
BT131 series
SOT54
scale
DIMENSIONS original dimensions) UNIT 0.48 0.40 0.66 0.56 0.45 0.40 2.54 1.27 14.5 12.7 L1(1)
Note Terminal dimensions within this zone uncontrolled allow flow plastic terminal irregularities. OUTLINE VERSION SOT54 REFERENCES JEDEC TO-92 EIAJ SC-43 EUROPEAN PROJECTION ISSUE DATE 97-02-28
Fig.13. TO92 plastic envelope; Mass: Notes Epoxy meets UL94 1/8".
December 2000
2.000
Triacs logic level
DEFINITIONS
Data sheet status Objective specification Product specification Limiting values
BT131 series
This data sheet contains target goal specifications product development. This data sheet contains final product specifications.
Preliminary specification This data sheet contains preliminary data; supplementary data published later.
Limiting values given accordance with Absolute Maximum Rating System (IEC 134). Stress above more limiting values cause permanent damage device. These stress ratings only operation device these other conditions above those given Characteristics sections this specification implied. Exposure limiting values extended periods affect device reliability. Application information Where application information given, advisory does form part specification. Philips Electronics N.V. 2000 rights reserved. Reproduction whole part prohibited without prior written consent copyright owner. information presented this document does form part quotation contract, believed accurate reliable changed without notice. liability will accepted publisher consequence use. Publication thereof does convey imply license under patent other industrial intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products designed life support appliances, devices systems where malfunction these products reasonably expected result personal injury. Philips customers using selling these products such applications their risk agree fully indemnify Philips damages resulting from such improper sale.
December 2000
2.000

Triacs logic level Passivated, sensitive gate triacs plastic enve

Top Searches for this datasheet

Other recent searches