PID7t-603e implementation PowerPC 603e (named after 603R) low-power im
|
|
|
Top Searches for this datasheet
SPECint95, SPECfp95 (Estimated) Superscalar Instructions Clock Peak) Dual Caches Selectable Clock 32-bit Compatibility PowerPC Implementation On-chip Debug Support Typically 3.5W (266 MHz), Full Operating Conditions Nap, Doze Sleep Power Saving Modes Branch Folding 64-bit Data (32-bit Data Option) 4-Gbytes Direct Addressing Range Pipelined Single/Double Precision Float Unit IEEE Compatible IEEE 1149-1 Test Mode (JTAG/C0P) fINT fBUS Compatible CMOS Input/TTL Output
PID7t-603e implementation PowerPC 603e (named after 603R) low-power implementation Reduced Instruction Computer (RISC) microprocessor PowerPC family. 603R implements 32-bit effective addresses, integer data types bits, floating-point data types bits. 603R low-power 2.5/3.3-volt design provides four software controllable power-saving modes. 603R superscalar processor capable issuing retiring many three instructions clock. Instructions executed order increased performance; however, 603R makes completion appear sequential. 603R integrates five execution units able execute five instructions parallel. 603R provides independent on-chip, 16-Kbyte, four-way set-associative, physically addressed caches instructions data, well on-chip instructions, data Memory Management Units (MMUs). MMUs contain 64-entry, two-way set-associative, data instruction translation look aside buffers that provide support demand-paged virtual memory address translation variable-sized block translation. 603R selectable 64-bit data 32-bit address bus. 603R interface protocol allows multiple masters compete system resources through central external arbiter. 603R supports single-beat burst data transfers memory accesses, supports memory-mapped I/Os. 603R uses advanced, 2.5/3.3V CMOS process technology maintains full interface compatibility with devices. 603R integrates in-system testability debugging features through JTAG boundary-scan capabilities.
PowerPC® 603e RISC Microprocessor Family PID7t-603e TSPC603R CBGA CI-CGA
Rev. 2125B-HIREL-08/04
Screening/Quality/ Packaging
This product manufactured full compliance with: CI-CGA 255: MIL-PRF-38535 class according Atmel standards CBGA 255: Upscreenings based upon Atmel standards Full Military Temperature Range -55°C, +125°C) IndustriaL Temperature Range -40°C, +110°C) Internal/IO Power Supply 3.3V 255-lead CBGA Package 255-lead CBGA with (CI-CGA) Package
suffix CBGA Ceramic Ball Grid Array
suffix CI-CGA Ceramic Ball Grid Array with Solder Column Interposer (SCI)
General
Figure Block Diagram
Fetch Unit Completion Unit Dispatch Unit Branch Unit
Integer Unit
Unit
Rename
Load/ Store Unit
Rename
File
Float Unit
Data Cache
Inst. Cache
Interface Unit
Address System
Data
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Overview
603R low-power implementation PowerPC microprocessor family Reduced Instruction Computing (RISC) microprocessors. 603R implements 32-bit portion PowerPC architecture, which provides 32-bit effective addresses, integer data types bits, floating-point data types bits. 64-bit PowerPC microprocessors, PowerPC architecture provides 64-bit integer data types, 64-bit addressing, other features required complete 64-bit architecture. 603R provides four software controllable power-saving modes. Three modes (the nap, doze, sleep modes) static nature, progressively reduce amount power dissipated processor. fourth dynamic power management mode that causes functional units 603R automatically enter low-power mode when functional units idle without affecting operational performance, software execution, external hardware. 603R superscalar processor capable issuing retiring many three instructions clock. Instructions executed order increased performance; however, 603R makes completion appear sequential. 603e integrates five execution units: Integer Unit (IU) Floating-point Unit (FPU) Branch Processing Unit (BPU) Load/Store Unit (LSU) System Register Unit (SRU)
ability execute five instructions parallel simple instructions with rapid execution times yield high efficiency throughput 603R-based systems. Most integer instructions execute clock cycle. pipelined single-precision multiply-add instruction issued every clock cycle. 603R provides independent on-chip, Kbyte, four-way set-associative, physically addressed caches instructions data, well on-chip instruction data Memory Management Units (MMUs). MMUs contain 64-entry, two-way set-associative, Data Instruction Translation Lookaside Buffers (DTLB ITLB) that provide support demand-paged virtual memory address translation variable-sized block translation. TLBs caches Least Recently Used (LRU) replacement algorithm. 603R also supports block address translation through independent Instruction Data Block Address Translation (IBAT DBAT) arrays four entries each. Effective addresses compared simultaneously with four entries array during block translation. accordance with PowerPC architecture, effective address hits both array, translation takes priority. 603R selectable 64-bit data 32-bit address bus. 603R interface protocol allows multiple masters compete system resources through central external arbiter. 603R provides three-state coherency protocol that supports exclusive, modified, invalid cache states. This protocol compatible subset MESI four-state protocol operates coherently systems that contain four-state caches. 603R supports single-beat burst data transfers memory accesses, supports memory-mapped I/Os. 603R uses advanced, 0.29 5-metal-layer CMOS process technology maintains full interface compatibility with devices.
2125B-HIREL-08/04
Signal
Figure Table Table describe signals TSPC603R indicate signal functions. test signals, TRST, TMS, TCK, TDO, comply with subset P-1149.1 IEEE testability standard. three signals LSSD_MODE, LI_TSTCLK L2_TSTCLK test signals factory only must pulled normal machine operations.
Figure Functional Signal Groups
ADDRESS ARBITRATION DBWO DATA ATTRIBUTION
ADDRESS START
DH[0-31], DL[0-31] DP[0-7] DBDIS INT, CKSTP_IN, CKSTP_OUT HRESET, SRESET RSRV QREQ, QACK TBEN TLBISYNC PROCESSOR STATUS INTERRUPTS CHECKSTOPS RESET DATA TERMINATION DATA TRANSFER
A[0-31] ADDRESS AP[0-3] TT[0-4] TBST TSIZ[0-2] TRANSFER ATTRIBUTE CSE[0-1] TC[0-1]
603r
ADDRESS TERMINATION
AACK ARTRY
TRST, TCK, TMS, TDI, LSSD_MODE L1_TSTCLK, L2_TSTCLK OVDD AVDD
JTAG/COP INTERFACE LSSD TEST CONTROL
SYSCLK CLOCKS CLK_OUT PLL_CFG[0-3] POWER SUPPLY INDICATOR VOLTDETGND
POWER SUPPLY
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Detailed Specifications Applicable Documents
This specification describes specific requirements microprocessor TSPC603R, compliance with MIL-STD-883 class Atmel standard screening.
MIL-STD-883: Test methods procedures electronics MIL-PRF-38535: General specifications microcircuits microcircuits accordance with applicable documents specified herein.
Design Construction
Terminal Connections Depending package, terminal connections shown Table page "Recommended Operating Conditions" page Figure page Figure page Lead material finish shall specified MIL-STD-1835. Absolute maximum ratings stress ratings only functional operation maximum guaranteed. Stresses beyond those listed affect device reliability cause permanent damage device. Absolute Maximum Ratings 603R(1)(2)(3)
Parameter Core supply voltage supply voltage supply voltage Input voltage Storage temperature range Notes: Symbol AVDD OVDD TSTG -0.3 -0.3 -0.3 -0.3 2.75 2.75 +150 Unit
Lead Material Finish
Absolute Maximum Ratings
Caution: input voltage must greater than OVDD more than 2.5V time, including during power-on reset. Caution: OVDD voltage must greater than VDD/AVDD more than 1.2V time, including during power-on reset. Caution: VDD/AVDD voltage must greater than OVDD more than 0.4V time, including during power-on reset.
Functional operating conditions given electrical specifications. Stresses beyond absolute maximums listed affect device reliability cause permanent damage device.
2125B-HIREL-08/04
Recommended Operating Conditions
following recommended tested operating conditions. Proper device operation outside these ranges guaranteed. Recommended Operating Conditions
Parameter Core supply voltage Supply voltage supply voltage Input voltage Operating temperature Symbol AVDD OVDD 2.375 2.375 3.135 2.625 2.625 3.465 +125 Unit
Thermal Characteristics
data found this section concerns 603R's packaged 255-lead multi-layer ceramic (MLC), ceramic package. Data shown case using Thermalloy #2328B heat sink. internal thermal resistance this package negligible exposed design. thermal interface material recommended package lid-to-heat sink interface minimize thermal contact resistance. Additionally, CBGA package offers excellent thermal connection card power planes. Heat generated chip dissipated through package, heat sink (when used) card. parallel heat flow paths result lowest overall thermal resistance well offer significantly better power dissipation capability heat sink used. thermal characteristics flip-chip CBGA CI-CGA packages follows: Thermal resistance (junction-to-case) 0.095°C/Watt packages. Thermal resistance (junction-to-ball) 3.5°C/Watt CBGA package. Thermal resistance (junction-to-bottom SCI) 3.7°C/Watt CI-CGA package. junction temperature calculated from junction ambient thermal resistance, follow: Junction temperature: (Rjc Rsa) where: ambient temperature vicinity device junction case thermal resistance device case heat sink thermal resistance interface material heat sink ambient thermal resistance power dissipated device During operation, die-junction temperatures (Tj) should maintained lower value than value specified "Recommended Operating Conditions" page thermal resistance thermal interface material typically about 1°C/Watt.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Assuming 85°C consumption Watts, junction temperature device would follow: 85°C (0.095°C/Watt 1°C/Watt Rsa) Watts. Thermalloy heat sink #2328B, heat sink-to-ambient thermal resistance (Rsa) versus airflow velocity shown Figure Figure CBGA Thermal Management Example
(°C/W) Heat Sink Thermal Resistance Approach Velocity (m/sec)
Assuming velocity m/sec, associated overall thermal resistance junction temperature, found Table will result. Table Thermal Resistance Junction Temperature
Configuration With 2328B heat sink (°C/W) (°C)
Vendors such Aavid Engineering Inc., Thermalloy, Wakefield Engineering supply heat sinks with wide range thermal performance.
Power Consideration
PowerPC 603R microprocessor specifically designed low-power operation. Like 603e microprocessor version, 603R provides both automatic program-controllable power reduction modes progressive reduction power consumption. This section describes hardware support provided 603R power management. Dynamic power management automatically powers down individual execution units 603R, based upon contents instruction stream. example, floating-point instructions being executed, floating-point unit automatically powered down. Power actually removed from execution unit; instead, each execution unit independent clock input, which automatically controlled clock-by-clock basis. Since CMOS circuits consume negligible power when they switching, stopping clock execution unit effectively eliminates power consumption. operation completely transparent software external hardware. Dynamic power management enabled setting HID0 power-up, following HRESET.
Dynamic Power Management
2125B-HIREL-08/04
Programmable Power Modes
603R provides four programmable power states full power, doze, sleep. software selects these modes setting (and only one) three power saving mode bits. hardware enable power management state through external asynchronous interrupts. hardware interrupt causes transfer program flow interrupt handler code. appropriate mode then software. 603R provides separate interrupt interrupt vector power management-the System Management Interrupt (SMI). 603R also contains decrement timer which allows enter doze mode predetermined amount time then return full power operation through Decrementer Interrupt (DI). Note that 603R cannot switch from power-on management mode another without first returning full mode. sleep modes disable snooping; therefore, hardware handshake provided ensure coherency before 603R enters these power management modes. Table summarizes four power states.
Table Power 603R Microprocessor Programmable Power Modes
Mode Full Power Full Power (with DPM) Doze Functioning Units units active Requested logic demand snooping Data cache needed Decrementer timer Decrementer timer Activation Method Full-power Wake-up Method
instruction dispatch Controlled
External asynchronous exceptions(1) Decrementer interrupt Reset External asynchronous exceptions Decrementer interrupt Reset External asynchronous exceptions Reset
Controlled hardware software Controlled hardware software
Sleep Note:
None
Exceptions referred interrupts architecture specification
Power Management Modes
following describes characteristics 603R's power management modes, requirements entering exiting various modes, system capabilities provided 603R while power management modes active. FULL POWER MODE WITH DISABLED Full power mode with disabled; power mode selected when enable (bit HID0 cleared Default state following power-up HRESET functional units operating full processor speed times
FULL POWER MODE WITH ENABLED Full power mode with enabled (HID0[11] provides on-chip power management without affecting functionality performance 603R Required functional units operating full processor speed Functional units clocked only when needed software hardware intervention required after mode Software/hardware performance transparent
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
DOZE MODE doze mode disables most functional units maintains cache coherency enabling interface unit snooping. snoop will cause 603R enable data cache, copy data back memory, disable cache, fully return doze state. this mode: Most functional units disabled snooping time base/decrementer still enabled Dose mode sequence: doze (HID0[8) 603R enters doze mode after several processor clocks Assert INT, SMI, decrementer interrupts Assert hard reset soft reset
There several methods returning full-power mode
Transition full-power state takes more than processor cycles Phase Locked Loop (PLL) running locked SYSCLK
MODE mode disables 603R still maintains phase locked loop (PLL) time base/decrementer. time base used restore 603R full-on state after programmed amount time. Because snooping disabled sleep modes, hardware handshake using quiesce request (QREQ) quiesce acknowledge (QACK) signals required maintain data coherency. 603R will assert QREQ signal indicate that ready disable snooping. When system ensured that snooping longer necessary, will assert QACK 603R will enter sleep mode. this mode: time base/decrementer still enabled Most functional units disabled (including snooping) non-essential input receivers disabled mode sequence: (HID0[9] 603R asserts quiesce request (QREQ) signal System asserts quiesce acknowledge (QACK) signal 603R enters sleep mode after several processor clocks Assert INT, SPI, decrementer interrupts Assert hard reset soft reset
There several methods returning full-power mode:
Transition full-power takes more than processor cycles running locked SYSCLK
2125B-HIREL-08/04
SLEEP MODE Sleep mode consumes least amount power four modes since functional units disabled. conserve maximum amount power, disabled SYSCLK removed. fully static design 603R, internal processor state preserved when internal clock present. Because time base decrementer disabled while 603R sleep mode, 603R's time base contents will have updated from external time base following sleep mode accurate time-of-day maintenance required. Before 603R enters sleep mode, 603R will assert QREQ signal indicate that ready disable snooping. When system ensured that snooping longer necessary, will assert QACK 603R will enter sleep mode. this mode: functional units disabled (including snooping time base) non-essential input receivers disabled Internal clock regenerators disabled still running (see below) sleep (HID0[10] 603R asserts quiesce request (QREQ) System asserts quiesce acknowledge (QACK) 603R enters sleep mode after several processor clocks Assert INT, SMI, interrupts Assert hard reset soft reset
Sleep mode sequence
There several methods returning full-power mode
disabled SYSCLK removed while sleep mode Return full-power mode after SYSCLK disabled sleep mode Enable SYSCLK Reconfigure into desired processor clock mode System logic waits startup relock time (100 µsec) System logic asserts sleep recovery signals (for example, SMI)
Power Management Software Considerations
Since 603R dual issue processor with out-of-order execution capabilities, care must taken with power management mode entered. Furthermore, sleep modes require outstanding operations completed before power management mode entered. Normally, during system configuration time, power management modes would selected setting appropriate HID0 mode bit. Later power management mode invoked setting MSR[POW] bit. provide clean transition into power management mode, stmsr[POW] should preceded sync instruction followed isync instruction.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Power Dissipation Table Power Dissipation(1)(2)(3)(4) with VDD/AVDD ±5%V, OVDD ±5%V, 125°C
Clock Frequency Full-on Mode (DPM Enabled) Typical Doze Mode Typical Mode Typical Sleep Mode Typical Sleep Mode-PLL Disabled Typical Units
Sleep Mode-PLL SYSCLK Disabled Typical Maximum Notes:
These values apply valid PLL_CFG[0-3] settings include output driver power (OVDD) analog supply power (AVDD). OVDD power system dependent typically VDD. Worst case AVDD Typical power average value measured AVDD 2.5V, OVDD 3.3V, system executing typical applications benchmark sequences Maximum power measured 2.625V using worst-case instruction calculate power consumption temperature (-55°C), factor 1.25
Markings
Each microcircuit legible permanently marked with least following information: Atmel logo Manufacturer's part number Class identification applicable Date code inspection identifier available Country manufacture
2125B-HIREL-08/04
Assignments
CBGA CI-CGA Packages Figure (pin matrix) shows pinout viewed from CBGA CI-CGA packages. direction surface view shown side profile packages.
Figure CBGA CI-CGA View
matrix view
View Substrate Assembly
CBGA
Encapsulant
CI-CGA
scale
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Pinout Listing
Table Power Ground Pins
(AVDD) Internal Logic(1) (VDD) Drivers(1) (OVDD) Notes: F06, F08, F09, F11, G07, G10, H06, H08, H09, H11, J06, J08, J09, J11, K07, K10, L06, L08, L09, C07, E05, E07, E10, E12, G03, G05, G12, G14, K03, K05, K12, K14, M05, M07, M10, M12, P07, C05, C12, E03, E06, E08, E09, E11, E14, F05, F07, F10, F12, G06, G08, G09, G11, H05, H07, H10, H12, J05, J07, J10, J12, K06, K08, K09, K11, L05, L07, L10, L12, M03, M06, M08, M09, M11, M14, P05,
OVDD inputs apply power drivers inputs supply power processor core
Table Signal Pinout Listing
Signal Name A[0-31] AACK AP[0-3] ARTRY CKSTP_IN CKSTP_OUT CLK_OUT CSE[0-1] DBDIS DBWO DH[0-31] DL[0-31] DP[0-7] DRTRY HRESET CBGA Number C16, E04, D13, F02, D14, G01, D15, E02, D16, D04, E13, G02, E15, H01, E16, H02, F13, J01, F14, J02, F15, H03, F16, F04, G13, K01, G15, K02, H16, M01, J15, C01, B04, B03, B01, P14, T16, R15, T15, R13, R12, P11, N11, R11, T12, T11, R10, P09, N09, T10, R09, T09, P08, N08, R08, T08, N07, R07, T07, P06, N06, R06, T06, R05, N05, T05, K13, K15, K16, L16, L15, L13, L14, M16, M15, M13, N16, N15, N13, N14, P16, P15, R16, R14, T14, N10, P13, N12, T13, P03, N03, N04, R03, T01, T02, P04, T03, M02, L03, N02, L04, R01, P02, M04, Active High High High High High High Input Output Input Output Output Input Output Output Output Input Input Input Output Input Input Input
2125B-HIREL-08/04
Table Signal Pinout Listing (Continued)
Signal Name L1_TSTCLK L2_TSTCLK
CBGA Number A08, B09, A09, A02, A13, D10, B13, A15, B16, C14, B07, B08, C03, C06, C08, D05, D06, F03, H04,
Active High High High High High High High High
Input Input Input Input Input Input Output Output Input Input Input Input Input Output Input Input Output Input Input Input Input Output Input
LSSD_MODE
PLL_CFG[0-3] QACK QREQ RSRV SRESET SYSCLK TBEN TBST TC[0-1] TLBISYNC TRST TSIZ[0-2] TT[0-4]
VOLTDETGND(2) Output Notes: These test signals factory only must pulled OVDD normal machine operation. (not connected) 603e package; internally tied 603R package indicate power supply that low-voltage processor present.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Table Address Data Signal Index
Signal Name Address Data Data Abbreviation A[0-31] DH[0-31] DL[0-31] Signal Function output, physical address data transferred input, represents physical address snoop operation Represents state data, during data write operation output, during data read operation input Represents state data, during data write operation output, during data read operation input Signal Type
Table Signal Index
Signal Name Address Acknowledge Address Busy Abbreviation AACK Signal Function address phase transaction complete output, 603R address master input, address output, represents parity each bytes physical address transaction input, represents parity each bytes physical address snooping operations Incorrect address parity detected snoop output, detects condition which snooped address tenure must retried input, must retry preceding address tenure May, with proper qualification, assume mastership address Request mastership address single-beat transfer will cached Provides clock output testing monitoring Must terminate operation internally gating clocks, release outputs detected checkstop condition ceased operation Cache replacement element current transaction reloading into writing cache output, 603R data master input, another device master (For write transaction) must release data data parity high impedance during following cycle May, with proper qualification, assume mastership data data tenure output, parity each bytes data write transactions input, parity each byte read data Incorrect data parity Must invalidate data from previous read operation Signal Type Input
Address Parity
AP[0-3]
Address Parity Error Address Retry Grant Request Cache Inhibit Test Clock Checkstop Input Checkstop Output Cache Entry Data Busy Data Disable Data Grant Data Write Only Data Parity Data Parity Error Data Retry
ARTRY CLK_OUT CKSTP_IN CKSTP_OUT CSE[0-1] DBDIS DBW0 DP[0-7] DRTRY
Output Input Output Output Output Input Output Output Input Input Input Output Input
2125B-HIREL-08/04
Table Signal Index (Continued)
Signal Name Global Hard Reset Interrupt Abbreviation HRESET LSSD_MODE Factory Test L1_TSTCLK L2_TSTCLK Machine Check Interrupt Configuration Power supply indicator Quiescent Acknowledge Quiescent Request Reservation System Management Interrupt Soft Reset System Clock Transfer Acknowledge Timebase Enable Transfer Burst Transfer Code Test Clock Test Data Input Test Data Output Transfer Error Acknowledge TLBI Sync Test Mode Select Test Reset Transfer Size PLL_CFG[0-3] VOLTDETGND QACK QREQ RSRV SRESET SYSCLK TBEN TBST TC[0-1] TLBISYNC TRST TSIZ[0-2] Signal Function output, transaction global input, transaction must snooped 603R Initiates complete hard reset operation Initiates interrupt register LSSD test control signal factory only LSSD test control signal factory only LSSD test control signal factory only Initiates machine check interrupt operation register EMCP HID0 register Configures operation internal processor clock frequency Available only package Indicates power supply that low-voltage processor present. activity terminated 603R enter quiescent power) state requesting activity normally enter quiescent (low power) state Represents state reservation coherency reservation address register Initiates system management interrupt operation register Initiates processing reset exception Represents primary clock input 603R, clock frequency 603R operation single-beat data transfer completed successfully data beat burst transfer completed successfully timebase should continue clocking output, burst transfer progress input, when snooping single-beat reads Special encoding transfer progress Clock signal IEEE P1149.1 test access port (TAP) Serial data input Serial data output error occurred Instruction execution should stop after execution tlbsync instruction Selects principal operations test-support circuitry Provides asynchronous reset controller memory accesses, these signals along with TBST indicate data transfer size current operation Signal Type Input Input Input Input Input Input Input Output Input Output Output Input Input Input Input Input Output Input Input Output Input Input Input Input
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Table Signal Index (Continued)
Signal Name Abbreviation Signal Function output, begun memory transaction address transfer attribute signals valid input, another master begun transaction address transfer attribute signals valid snooping (see GBL) Type transfer progress single-beat transaction write-through Signal Type
Transfer Start
Transfer Type Write-Through
TT[0-4]
Output
Electrical Characteristics General Requirements
static dynamic electrical characteristics specified inspection purposes relevant measurement conditions given below: Table Static electrical characteristics electrical variants Table Dynamic electrical characteristics 603R
These specifications processor core frequencies. processor core frequency determined (SYSCLK) frequency settings PLL_CFG0 PLL_CFG3 signals. timings respectively specified rising edge SYSCLK.
Static Characteristics
Table Electrical Characteristics with AVDD 2.5V ±5%; OVDD ±5%V, -55°C 125°C
Characteristics Input High Voltage (all inputs except SYSCLK) Input Voltage (all inputs except SYSCLK) SYSCLK Input High Voltage SYSCLK Input Voltage Input Leakage Current Hi-Z (off-state) Leakage Current Output High Voltage Output Voltage 3.465V 5.5V
(1)(3)
Symbol CVIH CVIL ITSI ITSI
(1)(3)
10.0 15.0
Unit
3.465V(1)(3) 5.5V
(1)(3)
Capacitance, MHz(2) (excludes ABB, DBB, ARTRY) Capacitance, Notes: (for ABB, DBB, ARTRY)
Excludes test signals (LSSD_MODE, L1_TSTCLK, L2_TSTCLK, JTAG signals) Capacitance periodically sampled rather than 100% tested Leakage currents measured nominal OVDD both OVDD VDD. Same variation (for example, both OVDD vary either -5%)
2125B-HIREL-08/04
Dynamic Characteristics
Clock Specifications Table provides clock timing specifications defined Figure
Table Clock Timing Specifications(1)(2)(3)(4) with AVDD 2.5V ±5%; OVDD ±5%V, -55°C 125°C
Number Characteristics Processor Frequency Frequency SYSCLK (bus) Frequency SYSCLK Cycle Time SYSCLK Rise Fall Time SYSCLK Duty Cycle (1.4V measured) SYSCLK Jitter 603R Internal Relock Time Notes: 40.0 66.7 60.0 33.3 13.3 40.0 66.7 60.0 33.3 13.3 40.0 60.0 33.3 13.3 40.0 60.0 33.3 13.3 40.0 60.0 Unit
Note
±150
±150
±150
±150
±150
(3)(4)
Rise fall times SYSCLK input measured from 0.4V 2.4V Cycle-to-cycle jitter guaranteed design Timing guaranteed design characterization tested relock time maximum amount time required lock after stable VDD, OVDD, AVDD SYSCLK reached during power-on reset sequence. This specification also applies when been disabled subsequently re-enabled during sleep mode. Also note that HRESET must held asserted minimum clocks after relock time (100 during power-on reset sequence. Caution: SYSCLK frequency PLL_CFG[0-3] settings must chosen that resulting SYSCLK (bus) frequency, (core) frequency, (VCO) frequency exceed their respective maximum minimum operating frequencies. Refer PLL_CFG[0-3] signal description valid PLL_CFG[0-3] settings.
Figure SYSCLK Input Timing Diagram
CVih CVil
SYSCLK
Midpoint Voltage (1.4V)
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Input Specifications Table provides input timing specifications 603R defined Figure Figure
Table Input Timing Specifications(1) with AVDD 2.5V ±5%; OVDD ±5%V, -55°C 125°C
166, Number Notes: Characteristics Address/data/transfer attribute inputs valid SYSCLK (input setup) other inputs valid SYSCLK (input setup) Mode select inputs valid HRESET (input setup) (for DRTRY, QACK TLBISYNC) SYSCLK address/data/transfer attribute inputs invalid (input hold) SYSCLK other inputs invalid (input hold) HRESET mode select inputs invalid (input hold) (for DRTRY, QACK, TLBISYNC) 233, Unit tsysclk Note
(4)(5)(6)
(4)(6)(7)
input specifications measured from level (0.8 2.0V) signal question 1.4V rising edge input SYSCLK. Both input output timings measured pin. Figure Address/data/transfer attribute input signals composed following: A[0-31], AP[0-3], TT[0-4], TC[0-1], TBST, TSIZ[0-2], GBL, DH[0-31], DL[0-31], DP[9-7]. other input signals composed following: ABB, DBB, ARTRY, AACK, DBG, DBWO, DRTRY, TEA, DBDIS, HRESET, SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC. setup hold time with respect rising edge HRESET. Figure tsysclk period external clock (SYSCLK) nanoseconds (ns). numbers given table must multiplied period SYSCLK compute actual time duration nanoseconds) parameter question. These values guaranteed design, tested. This specification configuration mode only. Also note that HRESET must held asserted minimum clocks after relock time (100 during power-on reset sequence.
Figure Input Timing Diagram
SYSCLK
inputs
Midpoint Voltage (1.4V)
2125B-HIREL-08/04
Figure Mode Select Input Timing Diagram
HRESET
MODE PINS Midpoint Voltage (1.4V)
Output Specifications
Table provides output timing specifications 603R (shown Figure
Table Output Timing Specifications(1)(2) with AVDD 2.5V ±5%; OVDD ±5%V, 55°C 125°C
166, Number Characteristics SYSCLK output driven (output enable time) SYSCLK output valid (5.5V 0.8V ABB, ARTRY, DBB) SYSCLK output valid (TS, ABB, ARTRY, DBB) SYSCLK output valid (5.5V 0.8V except ABB, ARTRY, DBB) SYSCLK output valid (all except ABB, ARTRY, DBB) SYSCLK output invalid (output hold) SYSCLK output high impedance (all except ARTRY, ABB, DBB) SYSCLK ABB, DBB, high impedance after precharge SYSCLK ARTRY high impedance before precharge SYSCLK ARTRY precharge enable Maximum delay ARTRY precharge SYSCLK ARTRY high impedance after precharge tSYSCLK 11.0 233, tSYSCLK 11.0 tSYSCLK 11.0 Unit tSYSCLK
(3)(5) (5)(7)
Note
Notes:
tSYSCLK tSYSCLK
(5)(8)
(6)(8)
output specifications measured from 1.4V rising edge SYSCLK level (0.8V 2.0V) signal question. Both input output timings measured pin. Figure maximum timing specifications assume This minimum parameter assumes SYSCLK output valid (5.5V 0.8V) includes extra delay associated with discharging external voltage from 5.5V 0.8V instead from 0.8V CMOS levels instead 3.3V CMOS levels).
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
tsysclk period external clock (SYSCLK) nanoseconds (ns). numbers given table must multiplied period SYSCLK compute actual time duration (ns) parameter question. output signal transitions from 2.0V 0.8V. nominal precharge width tsysclk. nominal precharge width ARTRY tsysclk.
Figure Output Timing Diagram
SYSCLK
OUTPUTS (Except ABB, DBB, ARTRY)
ABB,
ARTRY Midpoint Voltage (1.4V)
2125B-HIREL-08/04
JTAG Timing Specifications
Table JTAG Timing Specifications (independent SYSCLK); AVDD 2.5V ±5%; OVDD ±5%V, -55°C 125°C
Number Characteristics frequency operation Notes: cycle time clock pulse width measured 1.4V rise fall times TRST setup time rising edge TRST assert time Boundary scan input data setup time Boundary scan input data hold time output data valid output high impedance TMS, data setup time TMS, data hold time data valid high impedance 62.5 Unit
Notes
TRST asynchronous signal. setup time test purposes only. Non-test signal input timing with respect TCK. Non-test signal output timing with respect TCK.
Figure Clock Input Timing Diagram
Midpoint Voltage (1.4V)
Figure TRST Timing Diagram
TRST
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Figure Boundary-scan Timing Diagram
Data Inputs Data Outputs Data Outputs Data Outputs Output data valid Output data valid
Input data valid
Figure Test Access Port Timing Diagram
TDI, Output Data Valid Output Data Valid
Input Data Valid
Functional PowerPC Registers Programming Model PowerPC architecture defines register-to-register operations most computational instructions. Source operands these instructions accessed from registers provided immediate values embedded instruction opcode. three-register instruction format allows specification target register distinct from source operands. Load store instructions transfer data between registers memory. PowerPC processors have levels privilege supervisor mode operation (typically used operating system) user mode operation (used application software). programming models incorporate GPRs, FPRs, Special-purpose Registers (SPRs) several miscellaneous registers. Each PowerPC microprocessor also unique hardware implementation (HID) registers.
2125B-HIREL-08/04
Having access privilege instructions, registers, other resources allows operating system control application environment (providing virtual memory protecting operating system critical machine resources). Instructions that control state processor, address translation mechanism, supervisor registers executed only when processor operating supervisor mode. following sections summarize PowerPC registers that implemented 603R. General-purpose Registers (GPRs)
PowerPC architecture defines user-level, General-purpose Registers (GPRs). These registers either bits wide 32-bit PowerPC microprocessors bits wide 64-bit PowerPC microprocessors. GPRs serve data source destination integer instructions.
Floating-point Registers (FPRs)
PowerPC architecture also defines user-level, 64-bit Floating-point Registers (FPRs). FPRs serve data source destination floating-point instructions. These registers contain data objects either single- double-precision floating-point formats.
Condition Register (CR)
32-bit user-level register that consists eight four-bit fields that reflect results certain operations, such move, integer floating-point compare, arithmetic, logical instructions, provide mechanism testing branching.
Floating-Point Status Control Register (FPSCR)
Floating-point Status Control Register (FPSCR) user-level register that contains exception signal bits, exception summary bits, exception enable bits, rounding control bits needed compliance with IEEE standard.
Machine State Register (MSR)
Machine State Register (MSR) supervisor-level register that defines state processor. contents this register saved when exception taken restored when exception handling completed. 603R implements 32-bit register, 64-bit PowerPC processors implement 64-bit MSR.
Segment Registers (SRs)
memory management, 32-bit PowerPC microprocessors implement sixteen 32-bit Segment Registers (SRs). speed access, 603R implements segment registers arrays; main array (for data memory accesses) shadow array (for instruction memory accesses). Loading segment entry with Move Segment Register (STSR) instruction loads both arrays.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Special-purpose Registers (SPRs) PowerPC operating environment architecture defines numerous special-purpose registers that serve variety functions, such providing controls, indicating status, configuring processor, performing special operations. During normal execution, program access registers, shown Figure depending program's access privilege (supervisor user, determined privilege-level (PR) MSR). Note that registers such GPRs FPRs accessed through operands that part instructions. Access registers explicit (that through specific instructions that purpose such Move Special-Purpose Register (MTSPR) Move from Special-Purpose Register (MTSPR) instructions) implicit, part execution instruction. Some registers accessed both explicitly implicitly. 603R, SPRs bits wide. User-level SPRs: following 603R SPRs accessible user-level software: Link Register (LR) link register used provide branch target address hold return address after branch link instructions. bits wide 32-bit implementations. Count Register (CTR) decremented tested automatically result branch-and-count instructions. bits wide 32-bit implementations. Integer Exception Register (XER) 32-bit contains summary overflow bit, integer carry bit, overflow bit, field specifying number bytes transferred Load String Word Indexed (LSWX) Store String Word Indexed (STSWX) instruction.
Supervisor-level SPRs:
603R also contains SPRs that accessed only supervisor-level software. These registers consist following: 32-bit DSISR defines cause data access alignment exceptions. Data Address Register (DAR) 32-bit register that holds address access after alignment exception. Decrementer register (DEC) 32-bit decrementing counter that provides mechanism causing decrementer exception after programmable delay. 32-bit SDR1 specifies page table format used virtual-to-physical address translation pages. (Note that physical address referred real address architecture specification). machine status Save/Restore Register (SRR0) 32-bit register that used 603R saving address instruction that caused exception, address return when Return from Interrupt (RFI) instruction executed. machine status Save/Restore Register (SRR1) 32-bit register used save machine status exceptions restore machine status when instruction executed. 32-bit SPRG0-SPRG3 registers provided operating system use. External Access Register (EAR) 32-bit register that controls access external control facility through External Control Word Indexed (ECIWX) External Control Word Indexed (ECOWX) instructions.
2125B-HIREL-08/04
Time Base register (TB) 64-bit register that maintains time operates interval timers. consists 32-bit fields Time Base Upper (TBU) Time Base Lower (TBL). Processor Version Register (PVR) 32-bit, read-only register that identifies version (model) revision level PowerPC processor. Block Address Translation (BAT) arrays PowerPC architecture defines registers, divided into four pairs Data BATs (DBATs) four pairs instruction BATs (IBATs). Figure list numbers arrays. DMISS IMISS registers read-only registers that loaded automatically upon instruction data miss. HASH1 HASH2 registers contain physical addresses primary secondary Page Table Entry Groups (PTEGs). ICMP DCMP registers contain duplicate first word Page Table Entry (PTE) which table search looking. Required Physical Address (RPA) register loaded processor with second word correct during page table search. hardware implementation (HID0 HID1) registers provide means enabling 603R's checkstops features, allows software read configuration configuration signals. Instruction Address Breakpoint Register (IABR) loaded with instruction address that compared instruction addresses dispatch queue. When address match occurs, instruction address breakpoint exception generated.
following supervisor-level SPRs implementation-specific 603R:
Figure shows 603R registers available user supervisor level. number right SPRs indicate number that used syntax instruction operands access register.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Figure PowerPC Microprocessor Programming Model Register
SUPERVISOR MODEL Configuration Registers USER MODEL General-purpose Registers GPR0 GPR1 Instruction Registers GPR31 IBAT0U IBAT0L IBAT1U Floating-point Registers FPR0 FPR1 IBAT1L IBAT2U IBAT2L IBAT3U IBAT3L GPR31 SDR1 SDR1 Condition Register Exception Handling Registers Floating-point Status Control Register FPSCR Link Register Count Register SPR9 SPR8 SPR1 Data Address Register SPRGs SPRG0 SPRG1 SPRG2 SPRG3 Miscellaneous Registers Time Base Facility (for writing) External Address Register (Optional) Decrementer DSISR DSISR Save Restore SRR0 SRR1 Hardware Implementation Registers(1) HID0 HID1 SPR1 SPR1 Memory Management Registers Data Registers DBAT0U DBAT0L DBAT1U DBAT1L DBAT2U DBAT2L DBAT3U DBAT3L Software Table Search Registers(1) DMISS DCMP HASH1 HASH2 IMISS ICMP Machine State Register Processor Version Register
Segment Registers
Time Base Facility (for reading)
Instruction Address Breakpoint Register(1) IABR 1010
2125B-HIREL-08/04
Instruction Addressing Modes
PowerPC Instruction Addressing Modes
following subsections describe PowerPC instruction addressing modes general. PowerPC instructions encoded single-word (32-bit) opcodes. Instruction formats consistent among instruction types, permitting efficient decoding occur parallel with operand accesses. This fixed instruction length consistent format greatly simplifies instruction pipelining. PowerPC Instruction PowerPC instructions divided into following categories: Integer Instructions these include computational logical instructions Integer arithmetic instructions Integer compare instructions Integer logical instructions Integer rotate shift instructions
Floating-point Instructions these include floating-point computational instructions, well instructions that affect FPSCR Floating-point arithmetic instructions Floating-point multiply/add instructions Floating-point rounding conversion instructions Floating-point compare instructions Floating-point status control instructions
Load/Store Instructions these include integer floating-point load store instructions Integer load store instruction Integer load store multiple instructions Floating-point load store Primitives used construct atomic memory operations (lwarx stwcx instructions)
Flow Control Instructions these include branching instructions, condition register logical instructions, trap instructions, other instructions that affect instruction flow Branch trap instructions Condition register logical instructions
Processor Control Instructions these instructions used synchronizing memory accesses management caches, TLBs, segment registers Move to/from instructions Move to/from Synchronize Instruction synchronize
Memory Control Instructions these instructions provide control caches, TLBs, segment registers Supervisor-level cache management instructions User-level cache instructions Segment register manipulation instructions Translation lookaside buffer management instructions
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Note that this grouping instructions does indicate which execution unit executes particular instruction group instructions. Integer instructions operate byte, half-word, word operands. Floating-point instructions operate single-precision (one word) double-precision (one double word) floating-point operands. PowerPC architecture uses instructions that four bytes long word-aligned. provides byte, half-word, word operand loads stores between memory GPRs. also provides word double-word operand loads stores between memory Floating-point Registers (FPRs). Computational instructions modify memory. memory operand computation then modify same another memory location, memory contents must loaded into register, modified, then written back target location with distinct instructions. PowerPC processors follow program flow when they normal execution state. However, flow instructions interrupted directly execution instruction asynchronous event. Either kind exception cause several components system software invoked. Calculating Effective Address Effective Address (EA) 32-bit address computed processor when executing memory access branch instruction when fetching next sequential instruction. PowerPC architecture supports simple memory addressing modes: (RA|0) offset (including offset (register indirect with immediate index) (RA|0) (register indirect with index)
These simple addressing modes allow efficient address generation memory accesses. Calculation effective address aligned transfers occurs single clock cycle. memory access instruction, effective address operand length exceeds maximum effective address, memory operand considered wrap around from maximum effective address effective address Effective address computations both data instruction accesses 32-bit unsigned binary arithmetic. carry over from ignored 32-bit implementations.
2125B-HIREL-08/04
PowerPC 603R Microprocessor Instruction
603R instruction defined follows: 603R provides hardware support 32-bit PowerPC instructions. 603R provides implementation-specific instructions used software table search operations following misses: Load Data Entry (tlbld) Load Instruction Entry (tlbli)
603R implements following instructions which defined optional PowerPC architecture External Control Word Indexed (eciwx) External Control Word Indexed (ecowx) Floating Select (fsed) Floating Reciprocal Estimate Single-Precision (fres) Floating Reciprocal Square Root Estimate (frsqrte) Store Floating-Point Integer Word (stfiwx)
Cache Implementation
PowerPC Cache Characteristics
following subsections describe PowerPC architecture deals with cache general, 603R's specific implementation. PowerPC architecture does define hardware aspects cache implementations. example, some PowerPC processors, including 603R, have separate instruction data caches (harvard architecture). PowerPC microprocessor controls following memory access modes page block basis: Write-back/write-through mode Cache-inhibited mode Memory coherency
Note that 603R, cache line defined eight words. defines cache management instructions that provide means which application programmer affect cache contents. PowerPC 603R Microprocessor Cache Implementation 603R 16-Kbyte, four-way set-associative (instruction data) caches. caches physically addressed, data cache operate either write-back write-through modes specified PowerPC architecture. data cache configured sets four lines each. Each line consists bytes, state bits, address tag. state bits implement three-state (Modified/Exclusive/Invalid) protocol. Each line contains eight 32-bit words. Note that PowerPC architecture defines term block cacheable unit. 603R, block size equivalent cache line. block diagram data cache organization shown Figure instruction cache also consists sets lines, each line consists bytes, address tag, valid bit. instruction cache written except through line fill operation. instruction cache snooped, cache coherency must maintained software. fast hardware invalidation capability provided support cache maintenance. organization instruction cache very similar data cache shown Figure
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Each cache line contains eight contiguous words from memory that loaded from 8-word boundary (that bits A27-A32 effective addresses zero); thus, cache line never crosses page boundary. Misaligned accesses across page boundary incur performance penalty. 603's cache lines loaded four beats bits each. burst load performed "critical double word first". cache that being loaded blocked internal accesses until load completed. critical double word simultaneously written cache forwarded requesting unit, thus minimizing stalls load delays. ensure coherency among caches multiprocessor multiple caching device) implementation, 603R implemements protocol. These three states, modified, exclusive, invalid, indicate state cache block follows: Modified cache line modified with respect system memory; that data this address valid only cache system memory Exclusive this cache line holds valid data that identical data this address in-system memory. other cache this data Invalid this cache line does hold valid data
Cache coherency enforced on-chip snooping logic. Since 603R's data cache tags single ported, simultaneous load store snoop access represent resource contention. snoop access granted first access tags. load store then occurs clock following snoop. Figure Data Cache Organization
sets
Block Block Block Block
Address Address Address Address
State State State State
Words 0-07 Words 0-07 Words 0-07 Words 0-07 words/block
Exception Model
following subsections describe PowerPC exception model 603R implementation.
PowerPC Exception Model
PowerPC exception mechanism allows processor change supervisor state result external singles, errors, unusual conditions arising execution instructions, differ from arithmetic exceptions defined IEEE floating-point operations. When exceptions occur, information about state processor saved certain registers processor begins execution address (exception vector) predetermined each exception. Processing exceptions occurs supervisor mode.
2125B-HIREL-08/04
Although multiple exception conditions single exception vector, more specific condition determined examining register associated with exception example, DSISR FPSCR. Additionally, some exception conditions explicitly enabled disabled software. PowerPC architecture requires that exceptions handled program order; therefore, although particular implementation recognize exception conditions order, they presented strictly order. When instruction-caused exception recognized, unexecuted instructions that appear earlier instruction stream, including that have entered execute state, must completed before exception taken. exceptions caused such instructions handled first. Likewise, exceptions that asynchronous precise recognized when they occur, handled until instruction currently completion state successfully completes execution generates exception, completed store queue emptied. Unless catastrophe event causes system reset machine check exception, only exception handled time. example, single instruction encounters multiple exception conditions, those conditions encountered sequentially. After exception handler handles exception, instruction execution continues until next exception condition encountered. However, many cases there attempt re-execute instruction. This method recognizing handling exception conditions sequentially guarantees that exceptions recoverable. Exception handlers should save information stored SRR0 SRR1 early prevent program state from being lost system reset machine check exception instruction-caused exception exception handler, before enabling external interrupts. PowerPC architecture supports four types exceptions: Synchronous, Precise these caused instructions. instruction-caused exceptions handled precisely; that machine state time exception occurs known completely restored. This means that (excluding trap system call exceptions) address faulting instruction provided exception handler that neither faulting instruction subsequent instructions code stream will complete execution before exception taken. Once exception processed, execution resumes address faulting instruction alternate address provided exception handler). When exception taken trap system call instruction, execution resumes address provided handler. Synchronous, Imprecise PowerPC architecture defines imprecise floating-point exception modes, recoverable nonrecoverable. Even though 603R provides means enable imprecise modes, implements these modes identically precise mode (That enabled floating-point exceptions always precise 603R). Asynchronous, Maskable external, SMI, decrementer interrupts maskable asynchronous exceptions. When these exceptions occur, their handling postponed until next instruction, exceptions associated with that instruction completes execution. there instructions execution units, exception taken immediately upon determination correct restart address (for loading SRR0).
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Asynchronous, Non-maskable there non-maskable asynchronous exceptions: system reset machine check exception. These exceptions recoverable, provide limited degree recoverability. exceptions report recoverability through SMR[RI] bit.
PowerPC 603R Microprocessor Exception Model
specified PowerPC architecture, 603R exceptions described either precise imprecise either synchronous asynchronous. Asynchronous exceptions (some which maskable) caused events external processor's execution; synchronous exceptions, which handled precisely 603R, caused instructions. 603R exception classes shown Table Table PowerPC 603R Microprocessor Exception Classifications
Synchronous/Asynchronous Asynchronous, Maskable Precise/Imprecise Imprecise Exception Type Machine check System reset External interrupt Decrementer System management interrupt Instruction-caused exceptions
Asynchronous, Maskable Synchronous
Precise Precise
Although exceptions have other characteristics well, such whether they maskable non-maskable, distinctions shown Table define categories exceptions that 603R handles uniquely. Note that Table includes synchronous imprecise instructions. While PowerPC architecture supports imprecise handling floating-point exceptions, 603R implements these exception modes precise exceptions. 603R's exceptions, conditions that cause them, listed Table Exceptions that specific 603R indicated. Table Exceptions Conditions
Exception Type Reserved System reset Machine check Vector Offset (hex) 00000 00100 00200 Causing Conditions system reset caused assertion either SRESET HRESET machine check caused assertion signal during data transaction, assertion MCP, address data parity error cause exception determined settings DSISR, listed follows: translation attempted access found primary hash table entry group (HTEG), rehashed secondary HTEG, range DBAT register; otherwise cleared memory access permitted page DBAT protection mechanism; otherwise cleared eciwx ecowx instruction access address that marked write-through, execution load/store instruction that accesses direct-store segment store operation cleared load operation eciwx ecowx used EAR[E] cleared
00300
2125B-HIREL-08/04
Table Exceptions Conditions (Continued)
Exception Type Vector Offset (hex) Causing Conditions exception caused when instruction fetch cannot performed following reasons: effective (logical) address cannot translated. That there page fault this portion translation, exception must taken load (and possibly page) into memory fetch access violates memory protection. bits segment register bits prohibit read access, instructions cannot fetched from this location external interrupt caused when MSR[EE] signal asserted alignment exception caused when 603e cannot perform memory access reasons described below: operand floating-point load store instruction word-aligned operand lmw, stmw, lwarx, stwcx, instructions aligned operand single-register load store operation aligned, 603e little-endian mode instruction lmw, stmw, lswi, lwsx, stswi, stswx 603e little-endian mode operand dcbz storage that write-through-required, caching inhibited program exception caused following exception conditions, which correspond settings SRR1 arise during execution instruction: Floating-point enabled exception floating-point enabled exception condition generated when following condition met: (MSR[FE0] MSR[FE1]) FPSCR[FEX] FPSCR[FEX] execution floating-point instruction that causes enabled exception execution "move FPSCR" instructions that results both exception condition corresponding enable being FPSCR Illegal instruction illegal instruction program exception generated when execution instruction attempted with illegal opcode illegal combination opcode extended opcode fields (including PowerPC instructions implemented 603e), when execution optional instruction provided 603e attempted (these include those optional instructions that treated no-ops) Privileged instruction privileged instruction type program exception generated when execution privileged instruction attempted register user privilege bit, MSR[PR], set. 603e, this exception generated mtspr mfspr with invalid field SPR[0] MSR[PR] This true PowerPC processors Trap trap type program exception generated when conditions specified trap instruction floating-point unavailable exception caused attempt execute floating-point instruction (including floating-point load, store, more instructions) when floatingpoint available disabled, (MSR[FP] decrementer exception occurs when most significant decrementer (DEC) register transitions from Must also enabled with MSR[EE]
00400
External interrupt
00500
Alignment
00600
Program
00700
Floating-point unavailable Decrementer Reserved System call Trace
00800
00900 00A00-00BFF 00C00 00D00
system call exception occurs when System Call (sc) instruction executed trace execution taken when MSR[SE] when currently completing instruction branch MSR[BE]
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Table Exceptions Conditions (Continued)
Exception Type Reserved Reserved Instruction translation miss Data load translation miss Data store translation miss Instruction address breakpoint System management interrupt Reserved Vector Offset (hex) 00E00 00E10-00FFF 01000 01100 01200 Causing Conditions 603e does generate exception this vector. Other PowerPC processors this vector floating-point assist exceptions
instruction translation miss exception caused when effective address instruction fetch cannot translated ITLB data load translation miss exception caused when effective address data load operation cannot translated DTLB data store translation miss exception caused when effective address data store operation cannot translated DTLB; where DTLB occurs, change instruction address breakpoint exception occurs when address (bits 0-29) IABR matches next instruction complete completion unit, IABR enable (bit system management interrupt caused when MSR[EE] input signal asserted
01300
01400 01500-02FFF
Memory Management
PowerPC Memory Management
following subsections describe memory management features PowerPC architecture, 603R implementation, respectively. primary functions translate logical (effective) addresses physical addresses memory accesses, provide access protection blocks pages memory. There types accesses generated 603R that require address translation instruction accesses, data accesses memory generated load store instructions. PowerPC exception model support demand-paged virtual memory. Virtual memory management permits execution programs larger than size physical memory; demand-paged implies that individual pages loaded into physical memory from system memory only when they first accessed executing program. hashed page table variable-sized data structure that defines mapping between virtual page numbers physical page numbers. page table size power starting address multiple size. page table contains number Page Table Entry Groups (PTEGs). PTEG contains eight Page Table Entries (PTEs) eight bytes each; therefore, each PTEG bytes long. PTEG addresses entry points table search operations. Address translations enabled setting bits MSR-MSR[IR] enables instruction address translations MSR[DR] enables data address translations.
2125B-HIREL-08/04
PowerPC 603R Microprocessor Memory Management
instruction data memory management units 603R provide Gbytes logical address space accessible supervisor user programs with Kbyte page size 256M byte segment size. Block sizes range from Kbytes Mbytes software selectable. addition, 603R uses interim 52-bit virtual address hashed page tables generating 32-bit physical addresses. MMUs 603R rely exception processing mechanism implementation paged virtual memory environment enforcing protection designated memory areas. Instruction data TLBs provide address translation parallel with on-chip cache access, incurring additional time penalty event hit. cache most recently used page table entries. software responsible maintaining consistency with memory. 603R's TLBs 64-entry, 2-way set-associative caches that contain instruction data address translations. 603R provides hardware assistance software table search operations through ashed page table misses. supervisor software invalidate entries selectively. 603R also provides independent four-entry arrays instructions data that maintain address translations blocks memory. These entries define blocks that vary from Kbytes Mbytes. arrays maintained system software. specified PowerPC architecture, hashed page table variable-sized data structure that defines mapping between virtual page numbers physical page numbers. page table size power starting address multiple size. Also specified PowerPC architecture, page table contains number Page Table Entry Groups (PTEGs). PTEG contains eight Page Table Entries (PTEs) eight bytes each; therefore, each PTEG bytes long. PTEG addresses entry points table search operations.
Instruction Timing
603R pipelined superscalar processor. pipelined processor which processing instruction reduced into discrete stages. Because processing instruction broken into series stages, instruction does require entire resources execution unit. example, after instruction completes decode stage, pass next stage, while subsequent instruction advance into decode stage. This improves throughput instruction flow. example, take three cycles floating-point instruction complete, there stalls floating-point pipeline, series floating-point instructions have throughput instruction cycle. instruction pipeline 603R four major pipeline stages, described follows: fetch pipeline stage primarily involves retrieving instructions from memory system determining location next instruction retrieval. Additionally, decodes branches during fetch stage folds branch instructions before dispatch stage possible. dispatch pipeline stage responsible decoding instructions supplied instruction retrieval stage, determining which instructions eligible dispatched current cycle. addition, source operands instructions read from appropriate register file dispatched with instruction execute pipeline stage. dispatch pipeline stage, dispatched instructions their operands latched appropriate execution unit.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
During execute pipeline stage each execution unit that executable instruction executes selected instruction (perhaps over multiple cycles), writes instruction's result into appropriate rename register, notifies completion stage when instruction finished execution. case internal exception, execution unit reports exception completion/writeback pipeline stage discontinues instruction execution until exception handled. exception signaled until that instruction next completed. Execution most floating-point instructions pipelined within allowing three instructions executing concurrently. pipeline stages floating-point unit multiply, add, round-convert. Execution most load/store instructions also pipelined. load/store unit pipeline stages. first stage effective address calculation translation second stage accessing data cache. complete/writeback pipeline stage maintains correct architectural machine state transfers contents rename registers GPRs FPRs instructions retired. completion logic detects instruction causing exception, following instructions cancelled, their execution results rename registers discarded, instructions fetched from correct instruction stream.
superscalar processor that issues multiple independent instructions into multiple pipelines allowing instructions execute parallel. 603R five independent execution units, each integer instructions, floating-point instructions, branch instructions, load/store instructions, system register instructions. each have dedicated register files maintaining operands (GPRs FPRs, respectively), enabling integer calculations floating-point calculations occur simultaneously without interference. Because PowerPC architecture applied such wide variety implementations, instruction timing among various PowerPC processors varies accordingly.
2125B-HIREL-08/04
Preparation Delivery
Packaging
Microcircuits prepared delivery accordance with MIL-PRF-38535.
Certificate Compliance Atmel offers certificate compliance with each shipment parts, affirming products compliance with MIL-STD-883 standard guaranteeing parameters that tested temperature extremes entire temperature range.
Handling
devices must handled with certain precautions avoid damage caused accumulation static charge. Input protection devices have been designed chip minimize effect this static buildup. However, following handling practices recommended: devices should handled benches with conductive grounded surfaces Ground test equipment tools should used devices should handled leads devices should stored conductive foam carriers plastic, rubber, silk areas should avoided Relative humidity above percent should maintained practical
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Choice Clock Relationships
603R microprocessors provide customers with numerous clocking options. internal phase-lock loop synchronizes processor (CPU) clock system clock (SYSCLK) various ratios. Inside each PowerPC microprocessor phase-lock loop circuit. Voltage Controlled Oscillator (VCO) precisely controlled frequency phase frequency/phase detector which compares input frequency (SYSCLK frequency) submultiple VCO. ratio SYSCLK frequencies often referred mode (for example, mode). Table horizontal scale represents frequency (SYSCLK) vertical scale represents PLL-CFG[0-3] signals. given SYSCLK (bus) frequency, configuration signals internal frequency operation. Table Frequencies Common Frequencies Multipliers
Frequency (VCO Frequency MHz) Bus-toCore Multiplier 2.5x 3.5x 4.5x 5.5x Core-to Multiplier (300) 33.33 (300) (333) (366) (400) (320) (360) (400) (440) (480) bypass Clock (300) (350) (400) (450) (500) (550) (600) (300) (360) (420) (480) (540) (600) 66.67 (333) (400) (466) (533) (600) (300) (375) (450) (525) (600)
PLL_CFG[0-3] 0100 0101 0110 1000 1110 1010 0111 1011 1001 1101 0011 1111 Notes:
Some configurations select bus, frequencies which supported. PLL-bypass mode, SYSCLK input signal clocks internal processor directly, disabled, mode mode operation. This mode intended factory only. timing specifications given this document apply PLL-bypass mode. clock-off mode, clocking occurs inside 603e regardless SYSCLK input.
2125B-HIREL-08/04
System Design Information
Power Supply Filtering AVDD power signal implemented 603e provide power clock generation phase-locked loop. ensure stability internal clock, power supplied AVDD input signal should filtered using circuit similar shown Figure circuit should placed close possible AVDD ensure filters much noise possible. capacitor should closest AVDD pin, followed capacitor, finally resistor VDD. These traces should kept short direct. Figure Power Supply Filter Circuit
AVdd
Decoupling Recommendations
603e's dynamic power management feature, large address data buses, high operating frequencies, 603e generate transient power surges high frequency noise power supply, especially while driving large capacitive loads. This noise must prevented from reaching other components 603e system, 603e itself requires clean, tightly regulated source power. Therefore, recommended that system designer place least decoupling capacitor each OVDD 603e. also recommended that these decoupling capacitors receive their power from separate VDD, OVDD, power planes PCB, utilizing short traces minimize inductance. These capacitors should vary value from provide both high frequency filtering, should placed close possible their associated pin. suggested values pins (ceramic), 0.01 (ceramic) (ceramic). suggested values OVDD pins 0.01 (ceramic), (ceramic), (tantalum). Only (Surface Mount Technology) capacitors should used minimize lead inductance. addition, recommended that there several bulk storage capacitors distributed around PCB, feeding OVDD planes, enable quick recharging smaller chip capacitors. These bulk capacitors should also have (equivalent series resistance) rating ensure quick response time necessary. They should also connected power ground planes through vias minimize inductance. suggested bulk capacitors (AVX tantalum) (AVX tantalum).
Connection Recommendations
ensure reliable operation, highly recommended connect unused inputs appropriate signal level. Unused active inputs should tied VDD. Unused active high inputs should connected GND. (non-connected) signals must remain unconnected. Power ground connections must made external VDD, OVDD, pins 603e.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Pull-up Resistor Requirements
603e requires high-resistive (weak: pull-up resistors several control signals interface maintain control signals negated state after they have been actively negated released 603e other master. These signals are: ABB, DBB, ARTRY. addition, 603e three open-drain style outputs that require pull-up resistors (weak stronger: they used system. These signals are: APE, DPE, CKSTP_OUT. During inactive periods bus, address transfer attributes driven master float high-impedance state relatively long periods time. Since 603e must continually monitor these signals snooping, this floating condition cause excessive power drawn input revivers 603e. recommended that these signals pulled through weak pull-up resistors restored some manner system. snooped address transfer attribute inputs are: A[0-3], AP[0-3], TT[0-4], TBST, GBL. data input receivers normally turned when read operation progress require pull-up resistors data bus.
Package Mechanical Data
CBGA Package Parameters
following sections provide package parameters mechanical dimensions CBGA packages. package parameters provided following list. package type 255-lead Ceramic Ball Grid Array (CBGA). Package outline Interconnects Pitch Maximum module height 1.27 3.00
2125B-HIREL-08/04
Mechanical dimensions CBGA package
Figure provides mechanical dimensions bottom surface nomenclature CBGA package.
Figure Mechanical Dimensions Bottom Surface Nomenclature CBGA Package
0.200
CORNER
-E-T0.150
0.200
Notes: Dimensioning tolerancing ASME Y14.5M 1994 controlling dimension: millimeter
MILLIMETERS INCHES
21.000 21.000 2.450 0.820 3.000 0.930
0.827 0.827 0.097 0.032 0.118 0.036
1.270 0.790 0.990
0.050 0.031 0.039
0.635 5.000 5.000 16.000 16.000
0.025 0.197 0.197 0.630 0.630
255X
0.300 0.150
CI-CGA Package Parameters
package parameters provided following list. package type 255-lead ceramic ball grid array (CI-CGA). Package outline Interconnects Pitch Typical module height 1.27 3.84
Mechanical Dimensions CI-CGA Package
Figure provides mechanical dimensions bottom surface nomenclature CI-CGA package.
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Figure Mechanical Dimensions Bottom Surface Nomenclature CI-CGA Package
CORNER 0.200
Notes: Dimensioning tolerancing ASME Y14.5M-1994. Controlling dimension: millimeter.
-T0.150
0.200
255X
Millimeters 21.000 21.000 3.84 0.790 0.990 1.270 1.545 1.695 0.635 5.000 7.000 3.02 0.10 0.25 0.35
0.300 0.150
2125B-HIREL-08/04
Ordering Information
PC603R Revision level Prefix Prototype Type Temperature range -55, +125°C -40, +110°C divider confirmed)
Package CBGA CI-CGA Screening level: Standard B/Q: MIL-PRF-38535, class Upscreening
Note: availability different versions, contact your Atmel sales office.
Maximum internal processor speed
Definitions
Datasheet Status Objective specification Target specification This datasheet contains target goal specifications discussion with customer application validation This datasheet contains target goal specifications product development This datasheet contains preliminary data. Additional data published later date could include simulation results This datasheet also contains characterization results This datasheet contains final product specifications Validity Before design phase Valid during design phase Valid before characterization phase Valid before industrialization phase Valid production purpose
Preliminary specification site Preliminary specification site Product specification Limiting Values
Limiting values given accordance with Absolute Maximum Rating System (IEC 134). Stresses above more limiting values cause permanent damage device. These stress ratings only operation device these other conditions above those given Characteristics sections specification implied. Exposure limiting values extended periods affect device reliability. Application Information Where application information given, advisory does form part specification
TSPC603R CBGA CI-CGA
2125B-HIREL-08/04
TSPC603R CBGA CI-CGA
Life Support Applications
These products designed life support appliances, devices, systems where malfunction these products reasonably expected result personal injury. Atmel customers using selling these products such applications their risk agree fully indemnify Atmel damages resulting from such improper sale.
Document Revision History
Revision Number
Table provides revision history this hardware specification.
Table Document Revision History
Substantive Change(s) Final specification after qualification product Initial revision
2125B-HIREL-08/04
Atmel Corporation
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906, Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route Arsenaux Case Postale CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 Chantrerie 70602 44306 Nantes Cedex France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue Rochepleine 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906, Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: Atmel Corporation makes warranty products, other than those expressly contained Company's standard warranty which detailed Atmel's Terms Conditions located Company's site. Company assumes responsibility errors which appear this document, reserves right change devices specifications detailed herein time without notice, does make commitment update information contained herein. licenses patents other intellectual property Atmel granted Company connection with sale Atmel products, expressly implication. Atmel's products authorized critical components life support devices systems.
Atmel Corporation 2004. rights reserved. Atmel combinations thereof registered trademarks Atmel Corporation subsidiaries. PowerPC registered trademark Corp. Other terms product names trademarks others.
Printed recycled paper.
2125B-HIREL-08/04
Other recent searches
XZM2ACY74W - XZM2ACY74W XZM2ACY74W Datasheet
LDS314 - LDS314 LDS314 Datasheet
DDC1TM - DDC1TM DDC1TM Datasheet
DDC2TM - DDC2TM DDC2TM Datasheet
DCS1800 - DCS1800 DCS1800 Datasheet
BC558 - BC558 BC558 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
