500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
SN74LS373N3 Texas Instruments Octal D-type Transparent Latches with 3-state Outputs 20-PDIP 0 to 70
SN74LS373DWG4 Texas Instruments LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74LS373DWRG4 Texas Instruments Octal D-type Transparent Latches with 3-state Outputs 20-SOIC 0 to 70
SN74LS373DWE4 Texas Instruments LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74LS373NE4 Texas Instruments Octal D-type Transparent Latches with 3-state Outputs 20-PDIP 0 to 70
SN74LS373DW Texas Instruments Octal D-type Transparent Latches with 3-state Outputs 20-SOIC 0 to 70

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : DATASV2-06-RE-PRO Supplier : IDEC Manufacturer : Sager Stock : - Best Price : $2278.48 Price Each : $2571.43
Shipping cost not included. Currency conversions are estimated. 

data sheet 74ls373 Datasheet

Part Manufacturer Description PDF Type
74LS373 Fairchild Semiconductor 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Original
74LS373 Fairchild Semiconductor 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Original
74LS373 Hitachi Semiconductor Octal D-type Transparent Latches(with three-state outputs) Original
74LS373 Motorola OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS, OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT Original
74LS373 National Semiconductor TRI-STATEE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Original
74LS373 On Semiconductor LOW POWER SCHOTTKY Original
74LS373 Texas Instruments OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Original
74LS373 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan
74LS373 Signetics Latches / Flip-Flops Scan
74LS373 Signetics Integrated Circuits Catalogue 1978/79 Scan
74LS373DC Fairchild Semiconductor Octal Transparent Latch Scan
74LS373FC Fairchild Semiconductor Octal Transparent Latch Scan
74LS373PC Fairchild Semiconductor Octal Transparent Latch Scan

data sheet 74ls373

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: , please refer to the 54LS/74LS373 Data Sheet. LO GIC SYMBOL 2 3 4 5 6 7 8 9 Do , Buffered Common Output Enable (OE) inputs. This device is functionally identical to the 54LS/74LS373, but , ICROPROCESSORS FU N C TIO N A LLY ID EN TICA L TO 54LS/74LS373 INPUT CLAMP DIODES LIM IT HIGH-SPEED TERMINATION , - 4-299 GNDC 16 JOs 6 15 Jo, 14 ⡠13 9 04 £ 17 3 02 5 8 Data -
OCR Scan
SN74LS573 SN54LS573/SN74LS573 54LS/74LS573 54LS/74LS373
Abstract: cycles. The data bus buffer circuit is given on sheet 2 of 6 of the AIB schematic in Appendix A. 5-3 , 74LS373 octal latches, U22 and U33. U22 latches the most significant byte of the TMS32010 Emulator data , 74LS373 octal latches, U29 and U56. Data on the TMS32010 data bus is enabled through U29 and U56 by NOR , buffered data bus are routed to connector P2 for memory expansion. Refer to sheet 3 of 6 of the AIB , . . . . . . . . . . . . . . 5-2 5.2 Data Bus Buffer . . . . . . . . . . . . . . . . . . . . . . . . Texas Instruments
Original
74LS244 diagram 74LS31 74LS373 Decoder pin BYU29 counter schematic diagram ADC80Z HM6264 HM6264-12
Abstract: 1 1 SPI reserves the right to update any portion of this data sheet at any time without , compatible with 74LS373 â  SPI CMOS technology â  Full TTL interface capability with high drive , immunityâ'"while maintaining full function and pin compatibility with the 74LS373. Speeds are comparable to the low , ; when latch enable (I_e) is high, the outputs follow the data inputs. When latch enable (Lg) is taken low, the outputs remain latched at the data set-up level. When output enable (Oe) is taken high, the -
OCR Scan
SP74HCT373 SP74HCT373N SP74HCT373J IPRC3CE55ES
Abstract: update any portion of this data sheet at any time without notification. Copyright 1983 Semi Processes Inc , compatible with 74LS373 â  SPI CMOS technology â  Full TTL interface capability with high drive , immunityâ'"while maintaining full function and pin compatibility with the 74LS373. Speeds are comparable to the low , ; when latch enable (Lg) is high and the outputs follow the data inputs. When latch enable (Lg) is taken low the outputs remain latched at the data set-up level. When output enable (Og) is taken high the -
OCR Scan
SP74SC373N LOGIC OF 74LS373 SP74SC373
Abstract: INTEGRATED CIRCUITS DATA SHEET SAA5355 Single-chip colour CRT controller (FTFROM) Product , the bus cycle and writes the address into octal latches (74LS373). The display data is stored in , temperature is between 300 and 400 °C, contact may be up to 5 seconds. DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published Philips Semiconductors
Original
IC 74ls244 latch 74LS245 application 74LS245 latch SCN68008 ic 74ls245 IC 74LS244 LATCH APPLICATIONS
Abstract: INTEGRATED CIRCUITS DATA SHEET SAA5355 Single-chip colour CRT controller (FTFROM) Product , the bus cycle and writes the address into octal latches (74LS373). The display data is stored in , temperature is between 300 and 400 °C, contact may be up to 5 seconds. DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published Philips Semiconductors
Original
IC 74ls244 latch datasheet ic 74ls245 pdf datasheet pin diagram of IC 74LS373 IC 74ls373 new 21 inch colour tv circuit diagram 74LS373 40 pin
Abstract: application guide for users of the HDSP-211X. The user is assumed to be familiar with the HDSP-211X data sheet , address and data bus. The 8085 has separate Read and Write lines and does multiplex the address and data , a 74LS138 decoder and a 74LS373 transparent latch. The 74LS138 is used to generate individual Chip , bus is only partly decoded, other address combinations can also access the display. The 74LS373 is used to generate the address information for the HDSP211X displays. The 74LS373 is used to hold this Hewlett-Packard
Original
intel 8085 microprocessor 8085 memory organization 8085 microprocessor 74LS373 Decoder latch used for 8085 8085 clock circuit
Abstract: HDSP-211x data sheet or to have a copy available. The information presented will cover interfacing , multiplex the address and data bus. The 8085 has separate Read and Write lines and does multiplex the address and data lines. These approaches may be used with most microprocessor systems. Different length , addition of a 74LS138 decoder and a 74LS373 transparent latch. The 74LS138 is used to generate individual , bus is only partly decoded, other address combinations can also access the display. The 74LS373 is Avago Technologies
Original
IC 74ls138 8085 microprocessor Datasheet 8085 microprocesor ic 74ls138 information interfacing of ram with 8085 intel 8085 HDSP-211 5988-5632EN
Abstract: MB84256C-70 has an access time of 70 ns. The output enable time TOE from the Fujitsu data sheet is 35 ns , of data memory is required beyond what is in the microcontroller. For example, buffering communications data, creating large volatile tables and arrays. One interesting application is voice storage and playback. Some applications require relatively low frequencies, so a fast address/data bus and , have an external address/data bus, one was created using the I/O ports. A software implementation of Microchip Technology
Original
TB011 PIC16C74 mb84256c PIC16c74 block diagram porte 011B AD07 PIC16CXXX
Abstract: Programming Altera Corporation Page 319 PLS-EDIF Data Sheet P L S -E D IF (Bidirectional ED IF , logic schem atic in the M A X + P L U S Graph ic Editor. Altera Corporation Page 320 Data Sheet , Corporation Page 321 PLS-EDIF Data Sheet To design logic and create an ED IF file w ith M e n to r G , Data Sheet PLS-EDIF T o design logic and create an ED1F file with Valid Logic softw are, the follow , t o f m a p p in g s . Altera Corporation Page 323 PLS-EDIF Data Sheet design logic ar -
OCR Scan
IC AND GATE 7408 specification sheet 74LS96 74LS183 7486 XOR GATE SN 74168 IC 74LS192
Abstract: MB84256C-70 has an access time of 70 ns. The output enable time TOE from the Fujitsu data sheet is 35 ns , of data memory is required beyond what is in the microcontroller. For example, buffering communications data, creating large volatile tables and arrays. One interesting application is voice storage and playback. Some applications require relatively low frequencies, so a fast address/data bus and , have an external address/data bus, one was created using the I/O ports. A software implementation of Microchip Technology
Original
74ls373 datasheet A8-15 MB84256 QS-9000
Abstract: 11 ENABLE 48 EECS 1 EESK 2 EEDATA 47 Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 1 TEST ADDR 0 2 74LS373 ADDR 1 5 ADDR 2 ADDR 3 ADDR 4 ADDR 5 , A7 to A0. Read will read the address (uses A7 to A0) and the data is displayed in the log window. Read Extended will read the address (uses A15 to A0) and the data is displayed in the log window , will write the data in the data box to the address selected (uses A7 to A0). Write Extended write the FTDI
Original
FT2232C 74LS373 uses and functions ftdi spi example FT2232C-Proj02 FT2232C-Proj04 FT2232C-Proj02-USB FT2232C-P
Abstract: application guide fo r users of the HDSP-211X. The user is assumed to be fam ilia r w ith the HDSP-211X data sheet or to have a copy available. The inform ation presented will cover interfacing the HDSP-211X to , address and data bus. The 8085 has separate Read and W rite lines and does m u ltip le x the address and data lines. These approaches may be used w ith most m icroprocessor systems. D ifferent length display , ddition of a 74LS138 decoder and a 74LS373 transparent latch. The 74LS138 is used to generate individual C -
OCR Scan
8085 microprocessor hex code code lock using 8085 microprocessor 8085 hex code 40 pin 8085 CE172 LS 74LS138
Abstract: W78C32C Data Sheet 8-BIT MICROCONTROLLER Table of Contents1. 2. 3. 4. 5. 6. GENERAL DESCRIPTION , and companies mentioned in this data sheet belong to their respective owners. - 17 - Publication , .10 Data Read Cycle .10 Data Write Cycle , . 11 8.2 Data Read Cycle Winbond Electronics
Original
W78C32CP
Abstract: W78C32C DATA SHEET 8-BIT MICROCONTROLLER Table of Contents1. 2. 3. 4. 5. 6. GENERAL DESCRIPTION , change without notice. All the trade marks of products and companies mentioned in this data sheet belong , .9 DATA READ CYCLE .9 DATA WRITE CYCLE , . 10 DATA READ CYCLE Winbond Electronics
Original
W78C032C40PL W78C32CP-40
Abstract: W78C32C/W78C032C DATA SHEET 8-BIT MICROCONTROLLER Table of Contents1. GENERAL DESCRIPTION , .10 DATA READ CYCLE .10 DATA WRITE CYCLE , . 12 7.1 7.2 DATA READ CYCLE . 12 7.3 DATA WRITE CYCLE nuvoTon
Original
44-PIN 80C32
Abstract: data sheet. PRODUCTION DATA information is current as of publication date. Products conform to , Improve Noise Rejection ('S373 and 'S374) P-N-P Inputs Reduce DC Loading on Data Lines ('S373 and 'S374 , ) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up. The eight flip-flops of the 'LS374 and 'S374 are , , the old data can be retained or new data can be entered, even while the outputs are off. Please be Texas Instruments
Original
SN54LS373 SN54LS374 SN54S373 SN54S374 SN74LS373 SN74LS374
Abstract: data sheet. Copyright  2002, Texas Instruments Incorporated PRODUCTION DATA information is , Hysteresis to Improve Noise Rejection (â'™S373 and â'™S374) P-N-P Inputs Reduce DC Loading on Data Lines , data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was , . That is, the old data can be retained or new data can be entered, even while the outputs are off , SN74S373DWR SN74S374DW SN74S374DWR SN74LS373NSR 74LS373 Tape and reel SN74LS374NSR 74LS374 Texas Instruments
Original
SN74S373 SN74S374 SDLS165B LS373 ISO/TS16949
Abstract: W78C32C DATA SHEET 8-BIT MICROCONTROLLER Table of Contents1. 2. 3. 4. 5. GENERAL DESCRIPTION , .10 DATA READ CYCLE .10 DATA WRITE CYCLE , . 12 DATA READ CYCLE . 12 DATA WRITE CYCLE Winbond Electronics
Original
Winbond W78C32C
Abstract: DESCRIPTION The EXAR Dual Universal Asynchronous Receiver and Transmitter (DUART) is a data communications , Register OP0 - OP7 Channel B Input Port Output Port Internal Data Bus Operation Control , Counter/Timer Address Decoder D0 - D7 MISR Command Decoder Data Bus Buffer ISR , Strobe (Active-Low). A "low" on this input while -CS is also "low" writes the contents of the Data Bus , contents of the addressed DUART register, on the data bus. 10 7 RXDB I Receive Serial Data Exar
Original
explain the 8288 bus controller 8085 microprocessor opcode sheet 8085 opcode sheet free Pentium Processors 80586 8080 cpu module SCHEMATIC DIAGRAM OF intel 8086 XR88C681 MC2681 SCC2692
Showing first 20 results.