500 MILLION PARTS FROM 12000 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Search Stock

Part Manufacturer Description Last Check Distributor Ordering
COUNTER CLICK MIKROELEKTRONIKA Expansion board; mikroBUS; In the set: prototype board 4 from $25.00 (Nov 2016) TME Electronic Components Buy
COUNTERHOLDER Infineon Technologies IGBT Modules Holder for IGBT Power Modules 15 from $6.43 (Nov 2016) Mouser Electronics Buy
COUNTERHOLDERSMART1 Infineon IGBTs (Alt: COUNTERHOLDERSMART1) (Sep 2016) Avnet Buy
COUNTERHOLDERSMART1 Infineon Technologies IGBTs (Alt: COUNTERHOLDERSMART1) (Dec 2016) Avnet Buy

counter MOD 2N

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: fR counter block Control block - ON/OFF · PS-ON SW DATASTB CLK - Input register block PD block PD «y - fv counter block MOD - Lock block -LOCK PLL Synthesizer Block Diagram fR counter block: The fR consists of an 11-bit counter and a half divider. Reference frequency fR , radio applications. Features Incorporates an 11 -bit counter for standard frequency, a 10-bit main counter for the comparative frequency and a 7-bit swallow counter. · Low power dissipation in intermittent ... OCR Scan
datasheet

9 pages,
410.84 Kb

HD61945 HD61945MP TEXT
datasheet frame
Abstract: Address pointer (linear) : 20 bits · Terminal counter : 16 bits · · · · · 16-bit timer : 2 channels Time base counter (20 bits) : 1 channel On-chip clock generator Programmable wait function , counter) setting value Number of times of DMA transfer Byte/word Byte Byte/word (Number of times of DMA transfer) ­ 1 Generation timing of terminal counter TC = 0 TC = FFFFH TC output , QUEUE (6 byte) EA D0 to D7 16-BIT 16-BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT ... NEC
Original
datasheet

80 pages,
526.54 Kb

PD70320 PD70325 regptr16 uPD70108 uPD70325GJ-10-5BG uPD70325GJ-8-5BG uPD70325L-10 uPD70325L-8 V25TM V35TM stm cl-11 nec V25 microcontroller TEXT
datasheet frame
Abstract: Address pointer (linear) : 20 bits · Terminal counter : 16 bits · · · · · 16-bit timer : 2 channels Time base counter (20 bits) : 1 channel On-chip clock generator Programmable wait function , counter) setting value Number of times of DMA transfer Byte/word Byte Byte/word (Number of times of DMA transfer) ­ 1 Generation timing of terminal counter TC = 0 TC = FFFFH TC output , QUEUE (6 byte) EA D0 to D7 16-BIT 16-BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT ... Renesas Electronics
Original
datasheet

82 pages,
512.1 Kb

NEC uPD70325 PD70320 PD70325 tool temp 162 UPD70325 UPD70325L10 uPD70325L-8 uPD70325GJ-8-5BG UPD70325GJ-10 uPD70325L-10 uPD70108 uPD70330 uPD70325GJ-10-5BG stm cl-11 nec V25 microcontroller TEXT
datasheet frame
Abstract: base counter On-chip clock generator Programmable wait function Standby function (STOP/HALT) The , -BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT X1 CG X2 TOUT/P15 Note Not , even when W is 1. reg Register field (000 to 111) mem Memory field (000 to 111) mod , pointer (16 bits) PC Program counter (16 bits) PSW Program status word (16 bits) IX , for Each Memory Addressing mod 00 mem Clocks 3 01 Clocks BW + IX + disp8 3 10 ... Renesas Electronics
Original
datasheet

76 pages,
476.52 Kb

uPD70320 UPD70320GJ-8-5BG UPD70320GJ-8 uPD70320-8 PD70320 uPD70108 uPD70320L-8 nec V25 microcontroller IEM-1220 TEXT
datasheet frame
Abstract: channels Time base counter On-chip clock generator Programmable wait function Standby function (STOP , (6 byte) EA D0 to D7 16-BIT 16-BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT X1 , even when W is 1. reg Register field (000 to 111) mem Memory field (000 to 111) mod , pointer (16 bits) PC Program counter (16 bits) PSW Program status word (16 bits) IX , for Each Memory Addressing mod 00 mem Clocks 3 01 Clocks BW + IX + disp8 3 10 ... NEC
Original
datasheet

74 pages,
426.06 Kb

uPD70320-8 PD70320 uPD70320L-8 uPD70320GJ nec V25 microcontroller IEM-1220 uPD70108 TEXT
datasheet frame
Abstract: interfaces, several counter/timers, PWM outputs as well as a real-time output port. On board memory includes , -Bit Real-Time Control Microcomputers With A/D and D/A Converters l □ Extensive timer/counter functions — One 16-bit timer/counter/event counter — Three 8 -bit timer/counter/event counter □ Four , -► Timer/Counter P3 4 /TOO *+-(16 Bits) P3 5 /TOI - INTPO -► INTP1 P23/INTP2/CI P23/INTP2/CI P3g/T02 P37 /T03 Timer/Counter Channel-1 (PS + 8 Bits) -► Timer/Counter - ► Channel ... OCR Scan
datasheet

62 pages,
991.78 Kb

Transistor NEC 12d TEXT
datasheet frame
Abstract: highprecision A/D and D/A converters, two independent serial interfaces, several counter/timers, PWM outputs as , /counter functions - One 16-bit timer/counter/event counter - Three 8 -bit timer/counter/event counter , (16K Bytes) P64 /RD P6 5 /WR P6 ß AVAfT P6 7 /REFRQ A STB Clocked Serial Interface Timer/Counter (16 Bits) li Temporary Registers c Timer/Counter Channel-1 (PS + 8 Bits) INTP1 P23/INTP2/CI P23/INTP2/CI P3g/T02 P37 /T03 Micro Sequencer System Control X1 Timer/Counter Channel-2 ... OCR Scan
datasheet

62 pages,
1364.28 Kb

bl p76 cmos 556 timer p5g p3z Crystal oscillator MEC 12 MHz e purse 78234 P2511 PD7823 interfacing of RAM and ROM with 8085 d78p238 STR F 6168 STR F 6168 31 v power 83ML-5M3B TEXT
datasheet frame
Abstract: channels Counter Length Acknowledge cycle 4 16 bits Programmable: 1. Nonacknowledge cycle 2. Single , buffer length Byte count register End-of-frame interrupt counter DMA status register DMA interrupt enable , Clock, Timer constant register (TCONR) Timer upcounter (TCNT) Counter reset o +N BC* i - +8 \é < -\- N , HD64570 HD64570 (SCA) User's Manual 1 .6 3 MSC1 Registers (1) Addrast CPU Mod- 0 t 1 Register Nam* Mode , 4BH 52H 53H 54H CPU Mod- 2 « 3 2FH 2EM 31H 30H 37H 36H 34H 2DH 23H 22H 25H 24H 27H 29H 28 H 2BH ... OCR Scan
datasheet

40 pages,
883.49 Kb

Hitachi 64180 manual bpl lpr 250K3 hitachi c1h HD64570F16 HD64570 D64570 TEXT
datasheet frame
Abstract: functions DMA controller : 2 channels 16-bit timer : 2 channels · Time base counter On-chip clock , MICRO SEQUENSER MICRO ROM EA H 16-BIT 16-BIT TIMER T0UT/P15 T0UT/P15 H TIME BASE COUNTER H PORT PORT with , 1 1 10 0 1 1 1 1 0 1 0 0 0 1 1 0 1 110 10 1 1 1 mod reg mem 1 1 0 sreg reg mod 0 sreg mem 1 1 0 sreg reg mod 0 sreg mem mod reg mem mod reg mem 7 6 5 4 3 2 1 0 1 1 reg reg mod reg mem mod reg mem mod 0 0 0 mem 2 2 -4 2 -4 3 -6 2 -3 3 3 2 2 -4 2 2 -4 2 -4 2 -4 1 1 2 -4 1 1 1 reg reg mod reg mem 2 2 -4 ... OCR Scan
datasheet

72 pages,
3627.13 Kb

PD70320L PD70320 nec 70320 NEC V25 70320 MPD70320 TEXT
datasheet frame
Abstract: operands A & B into m-residue format. To convert to mresidue format use the following: Ar = A 2n mod M , used in the standard square and multiply algorithm. S = Ar Br 2n mod M To remove this extra , reintroduce the 2-n factor: S = 1 S 2n mod M To calculate the product of AB mod M, where: A = i , : ai , bi , mi {0,1} Xr = X 2n mod M Using Montgomery Multiplication the following iterative , e mod m M = C f mod m Key generation for RSA starts with the selection of two prime numbers which ... Altera
Original
datasheet

8 pages,
1550.88 Kb

APPLICATIONS OF mod 8 COUNTER altera cyclone 3 slice 7x clock multiplier VPN 3220 CF-032305-1 AR 8316 ARSA TEXT
datasheet frame

Archived Files

Abstract Saved from Date Saved File Size Type Download
integer ([4] explains this). Second, we must counter the possibility of a double rounding error A/B - 2 E , where A Î Z Ç F N , A º 0 (mod 2 N-1 ) , B Î [2 N-1 ,2 N ) Ç Z            w a/b = | a/b - f | > 2 e_a-e_b-2N , if s a < s b , and            w a/b in F 2N , and in Theorem 5 (a), 1/2 N+1 = 1/2 N+1 ulp in F N = 1 ulp in F 2N : Corollary 4.  If a,b Î F N , R* Î R and |R*-a/b| £ 1 ulp in F 2N , then (R
/datasheets/files/intel/techno~1/itj/q21998/articles/art_3e.htm
Intel 31/10/1998 26.31 Kb HTM art_3e.htm
No abstract text available
/download/37920857-986631ZC/wcd02642.zip ()
Xilinx 12/02/1999 346.07 Kb ZIP wcd02642.zip
integer ([4] explains this). Second, we must counter the possibility of a double rounding error A/B - 2 E , where A Î Z Ç F N , A º 0 (mod 2 N-1 ) , B Î [2 N-1 ,2 N ) Ç Z            w a/b = | a/b - f | > 2 e_a-e_b-2N , if s a < s b , and            w a/b in F 2N , and in Theorem 5 (a), 1/2 N+1 = 1/2 N+1 ulp in F N = 1 ulp in F 2N : Corollary 4.  If a,b Î F N , R* Î R and |R*-a/b| £ 1 ulp in F 2N , then (R
/datasheets/files/intel/techno~1/itj/q21998/articles/art_3e-v1.htm
Intel 02/02/1999 26.31 Kb HTM art_3e-v1.htm
No abstract text available
/download/60909194-986536ZC/wcd023d8.zip ()
Xilinx 13/07/1998 346.07 Kb ZIP wcd023d8.zip
No abstract text available
/download/16741115-960346ZC/synrefs.zip ()
Xilinx 05/09/1996 636.77 Kb ZIP synrefs.zip
No abstract text available
/download/14498186-960383ZC/synrefs.zip ()
Xilinx 05/09/1996 636.77 Kb ZIP synrefs.zip
No abstract text available
/download/9667701-987272ZC/wcd02f50.zip ()
Xilinx 13/07/1998 636.77 Kb ZIP wcd02f50.zip
No abstract text available
/download/55968320-987461ZC/wcd03085.zip ()
Xilinx 12/02/1999 636.77 Kb ZIP wcd03085.zip
No abstract text available
/download/24952030-996551ZC/synrefs.zip ()
Xilinx 09/04/1997 636.77 Kb ZIP synrefs.zip