500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : COUNTERHOLDERSMART1 Supplier : Infineon Technologies Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : COUNTERHOLDERSMART1 Supplier : Infineon Technologies Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : NG 3100 COUNTERSINK Supplier : Nogatech Manufacturer : Newark element14 Stock : - Best Price : - Price Each : -
Part : IR-1900-COUNTER-READOU Supplier : TE Connectivity Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : IR-1900-COUNTER-READOU Supplier : TE Connectivity Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : IR-1900-COUNTER-READOU Supplier : TE Connectivity Manufacturer : Interstate Connecting Components Stock : - Best Price : - Price Each : -
Part : A0-423-338-4 W/O COUNTER Supplier : Danaher Manufacturer : Master Electronics Stock : 1 Best Price : - Price Each : -
Part : IR-1900-COUNTER-READOUT Supplier : TE Connectivity Manufacturer : Sager Stock : - Best Price : $286.68 Price Each : $316.19
Shipping cost not included. Currency conversions are estimated. 

counter MOD 2N

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: fR counter block Control block - ON/OFF · PS-ON SW DATASTB CLK - Input register block PD block PD «y - fv counter block MOD - Lock block -LOCK PLL Synthesizer Block Diagram fR counter block: The fR consists of an 11-bit counter and a half divider. Reference frequency fR , radio applications. Features Incorporates an 11 -bit counter for standard frequency, a 10-bit main counter for the comparative frequency and a 7-bit swallow counter. · Low power dissipation in intermittent -
OCR Scan
HD61945 YD-21 HD61945MP MP-28 H61945MP 61945M
Abstract: Address pointer (linear) : 20 bits · Terminal counter : 16 bits · · · · · 16-bit timer : 2 channels Time base counter (20 bits) : 1 channel On-chip clock generator Programmable wait function , counter) setting value Number of times of DMA transfer Byte/word Byte Byte/word (Number of times of DMA transfer) ­ 1 Generation timing of terminal counter TC = 0 TC = FFFFH TC output , QUEUE (6 byte) EA D0 to D7 16-BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT NEC
Original
PD70325 PD70320 V25TM nec V25 microcontroller stm cl-11 V35TM uPD70325L-8 uPD70325L-10 16/8-BIT PD70108/70116
Abstract: Address pointer (linear) : 20 bits · Terminal counter : 16 bits · · · · · 16-bit timer : 2 channels Time base counter (20 bits) : 1 channel On-chip clock generator Programmable wait function , counter) setting value Number of times of DMA transfer Byte/word Byte Byte/word (Number of times of DMA transfer) ­ 1 Generation timing of terminal counter TC = 0 TC = FFFFH TC output , QUEUE (6 byte) EA D0 to D7 16-BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT Renesas Electronics
Original
uPD70325GJ-10-5BG uPD70330 UPD70325-10 uPD70108 UPD70325GJ-10 uPD70325GJ-8-5BG
Abstract: base counter On-chip clock generator Programmable wait function Standby function (STOP/HALT) The , -BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT X1 CG X2 TOUT/P15 Note Not , even when W is 1. reg Register field (000 to 111) mem Memory field (000 to 111) mod , pointer (16 bits) PC Program counter (16 bits) PSW Program status word (16 bits) IX , for Each Memory Addressing mod 00 mem Clocks 3 01 Clocks BW + IX + disp8 3 10 Renesas Electronics
Original
IEM-1220 4011BP uPD70320L-8 uPD70320-8 UPD70320GJ-8 UPD70320GJ-8-5BG
Abstract: channels Time base counter On-chip clock generator Programmable wait function Standby function (STOP , (6 byte) EA D0 to D7 16-BIT TIMER TIME BASE COUNTER PORT with COMPARATOR PORT X1 , even when W is 1. reg Register field (000 to 111) mem Memory field (000 to 111) mod , pointer (16 bits) PC Program counter (16 bits) PSW Program status word (16 bits) IX , for Each Memory Addressing mod 00 mem Clocks 3 01 Clocks BW + IX + disp8 3 10 NEC
Original
ICA-13 uPD70320GJ PD70108/ V20TM/V30TM U12120J PD70320-8
Abstract: interfaces, several counter/timers, PWM outputs as well as a real-time output port. On board memory includes , -Bit Real-Time Control Microcomputers With A/D and D/A Converters l â¡ Extensive timer/counter functions â'" One 16-bit timer/counter/event counter â'" Three 8 -bit timer/counter/event counter â¡ Four , -⺠Timer/Counter P3 4 /TOO *+-(16 Bits) P3 5 /TOI - INTPO -⺠INTP1 P23/INTP2/CI P3g/T02 P37 /T03 Timer/Counter Channel-1 (PS + 8 Bits) -⺠Timer/Counter - ⺠Channel -
OCR Scan
Transistor NEC 12d PD78233 PD78234 PD78P238 PD7823
Abstract: highprecision A/D and D/A converters, two independent serial interfaces, several counter/timers, PWM outputs as , /counter functions - One 16-bit timer/counter/event counter - Three 8 -bit timer/counter/event counter , (16K Bytes) P64 /RD P6 5 /WR P6 ß AVAfT P6 7 /REFRQ A STB Clocked Serial Interface Timer/Counter (16 Bits) li Temporary Registers c Timer/Counter Channel-1 (PS + 8 Bits) INTP1 P23/INTP2/CI P3g/T02 P37 /T03 Micro Sequencer System Control X1 Timer/Counter Channel-2 -
OCR Scan
83ML-5M3B STR F 6168 31 v power STR F 6168 d78p238 interfacing of RAM and ROM with 8085 P2511
Abstract: channels Counter Length Acknowledge cycle 4 16 bits Programmable: 1. Nonacknowledge cycle 2. Single , buffer length Byte count register End-of-frame interrupt counter DMA status register DMA interrupt enable , Clock, Timer constant register (TCONR) Timer upcounter (TCNT) Counter reset o +N BC* i - +8 \é < -\- N , HD64570 (SCA) User's Manual 1 .6 3 MSC1 Registers (1) Addrast CPU Mod- 0 t 1 Register Nam* Mode , 4BH 52H 53H 54H CPU Mod- 2 « 3 2FH 2EM 31H 30H 37H 36H 34H 2DH 23H 22H 25H 24H 27H 29H 28 H 2BH -
OCR Scan
HD64570F16 hitachi c1h 250K3 bpl lpr Hitachi 64180 manual D64570
Abstract: functions DMA controller : 2 channels 16-bit timer : 2 channels · Time base counter On-chip clock , MICRO SEQUENSER MICRO ROM EA H 16-BIT TIMER T0UT/P15 H TIME BASE COUNTER H PORT PORT with , 1 1 10 0 1 1 1 1 0 1 0 0 0 1 1 0 1 110 10 1 1 1 mod reg mem 1 1 0 sreg reg mod 0 sreg mem 1 1 0 sreg reg mod 0 sreg mem mod reg mem mod reg mem 7 6 5 4 3 2 1 0 1 1 reg reg mod reg mem mod reg mem mod 0 0 0 mem 2 2 -4 2 -4 3 -6 2 -3 3 3 2 2 -4 2 2 -4 2 -4 2 -4 1 1 2 -4 1 1 1 reg reg mod reg mem 2 2 -4 -
OCR Scan
MPD70320 NEC V25 70320 nec 70320 PD70320L T7335 PD7Q320 IEU-847
Abstract: operands A & B into m-residue format. To convert to mresidue format use the following: Ar = A 2n mod M , used in the standard square and multiply algorithm. S = Ar Br 2n mod M To remove this extra , reintroduce the 2-n factor: S = 1 S 2n mod M To calculate the product of AB mod M, where: A = i , : ai , bi , mi {0,1} Xr = X 2n mod M Using Montgomery Multiplication the following iterative , e mod m M = C f mod m Key generation for RSA starts with the selection of two prime numbers which Altera
Original
42RSA ARSA AR 8316 CF-032305-1 VPN 3220 7x clock multiplier
Abstract: LC (LOOP COUNTER). PC (PROGRAM COUNTER , COUNTER (LC , ¿¿PP70136A REGISTER CONFIGURATION PFP (PREFETCH POINTER) The prefetch pointer is a 16-bit binary counter , (Program Counter). The PFP is always used together with the PS (Program Segment) register. 2.2 code. The -
OCR Scan
PD70136A U10032E IEU-804 PD72291 d70136 uPD70136A U10136E NEC V33A V33ATM PD70116 V30TM J/PD70136A
Abstract: mode, or burst mode) â'¢ Address pointer (linear) : 20 bits â'¢ Term inal counter : 16 bits â'¢ 16-bit tim er : 2 channels â'¢ Tim e base counter (20 bits) : 1 channel â , DO to D7 IE T IM E B A S E COUNTER P O R T w ith COMPARATOR PORT V T O U T /P 1 5 , '™ 1 0 0 0 1 0 1 W 1 1 reg regâ'™ mem,reg 1 0 0 0 1 0 0 W mod reg mem 2 to 4 (mem) reg,mem 1 0 0 0 1 0 1 W mod reg mem 2 to 4 reg mem ,imm 1 1 0 0 0 1 1 W mod 0 0 0 -
OCR Scan
PD70325L-8 PD70325L-10
Abstract: reg mod 0 0 0 mem 1 1 0 0 0 reg mod 0 0 0 mem 1 1 0 0 0 reg mod 0 0 0 mem 2n d byte No , refreshing functions DMA controller : 2 channels 16-bit tim er : 2 channels Tim e base counter O n-chip clock , n 16 -B IT T IM E R T O U T /P 1 5 T IM E B A S E COUNTER E PO n PORT P1 P2 I P O R , M em ory Addressing mod 00 m em 000 001 010 011 100 101 110 111 B W + IX B W + IY BP + IX BP + IY , 1 1 reg reg mod reg mem mod reg mem mod 0 0 0 mem z m n W 1 0 0 0 1 0 1 W 1 0 0 0 1 0 0 W 1 -
OCR Scan
EM-1220 70320L D70320 uPD70320 PD70108 PD7010
Abstract: interfaces, several counter/timers, PW M outputs as well as a real-time output port. On board memory includes , /counter functions - One 16-bit timer/counter/event counter - Three 8 -bit timer/counter/event counter , (16K Bytes) P64 /RD P65/WR P6 6 AVAIT P6 7 /REFRQ ASTB Timer/Counter (16 Bits) O O Temporary Registers SP - r , Bits) O PSW => - Timer/Counter Channel-3 (PS + 8 Bits) o o o o o O Boolean -
OCR Scan
SIR P5G 082BI 6165N
Abstract: BASE COUNTER REFRQ CLK0UT/PQ7 PO n PORT O PORT with COMPARATOR D0-D7 T0UT/P15 innr u , -y h 2 -2 ^ ' < 1 ' -i s a > · 3 - K 0 ) J10IJ S 'J -îW reg, reg' mem mod s X, XXX, YYY , 0 1 w 1 0 0 0 1 0 0 w 1 0 0 0 1 0 1 w 1 1 0 0 0 1 1 w 1 0 1 1W re g 7 6 5 4 3 2 1 0 1 1 mod mod , ? * raem.imm reg,im m acc,dm em dm em ,acc s r e g ,r e g l6 mod 0 0 0 mem 1 0 1 0 0 0 0 W 1 0 1 0 0 0 1W , 0 1 1 1 1 1 1 0 0 1 1 1 1 0 1 0 0 0 1 1 0 1 mod re g mem 1 1 0 s re g re g mod 0 s r e g mem 1 1 0 s -
OCR Scan
SE 7889 IC-7889 NEC uPD70325 U1285 l6sr ic7889 O//PD70108
Abstract:  PROGRAMMABLE TIMER The MC14541B programmable timer consistsof a 16-stage bihary counter, an , reset is enabled and initializes the counter, within the specified Vqd range. With the power already on , will oscillate with a frequency determined by the externaj RC network. The 16-stage counter divides the oscillator frequency (fosc> with the nth stage frequency being fosc/2n. Available Outputs 28, 21 213 or 216 , of Automatic Reset Operation _ . _ Operates as 2n Frequency Divider or Single Transition Timer Q/C -
OCR Scan
mc14541 MC14XXXBCL MC14XXXBCP MC14XXXBD steg
Abstract: has a phase detection range of -2n to +2n, and is designed to eliminate blind spots in phase , ratios of the comparator-side counter and reference-side counter can be either programmable or fixed. â , Operating frequency Prescaler divide ratio (M) Comparator counter divide ratio (N) Swallow counter divide ratio (A) Reference counter divide ratio (R) PLL1 2.7 V 1.5 mA 0.5 GHz 8/9, 16/17 5 to 2047 0 to 255 5 , Current Application Example QMOD/QDEM 900 MHz QMOD + AGC 3.0 V 29.6 mA PDC 1.9 GHz MOD + UpCONV (IF = -
OCR Scan
MB15G000 SSOP-16 SSOP-20 BCC-16 LQFP-48 LQFP-64 RV001 LQFP64 SSOP-24 SSOP-34
Abstract: instruction execution by serving as scratch pad registers during complex operations. The loop counter (LC) is , shift counter for multiple-bit shift and rotate instructions. Temporary registers TA, TB, and TC are the , Generator | MOD ' 1 R/M EA Generator Effective Address 49NR-248A I Figures. I/O Address Space , program counter contains an offset into the PS segment that points to the instruction 0 I/O Address , addressing REGISTER CONFIGURATION Program Counter (PC) The PC is a 16-bit register that contains the -
OCR Scan
1NTC a2054 AG393 JPD70116 mem610 yl-63 PD70136 10-MH 16-MH
Abstract: , several counter/timers for PWM outputs as well as a real­ time output port. On board memory includes 512 , capacity: up to 54 I/O port lines â¡ Software pullup options â¡ Extensive timer/counter functions â'" One 16-bit timer/counter/event counter â'" Three 8 -bit timer/counter/event counter 50070 6-3 , figure 2 . There are three different special registers. The first is a 16bit binary counter that holds the next program address to be executed and is named the program counter. The stack pointer is the -
OCR Scan
PD7821 PD78213 PD78214 PD78P214 12-MH
Abstract: example, eight analog voltage comparators, two independent serial interfaces, several counter/timers for , : up to 71 I/O port lines Extensive timer/counter functions - One 16-bit timer/counter/event counter - Two 8-bit timer/counter/event counter Four timer-controlled PW M channels Two 4-bit real-time , special registers. The first is a 16bit binary counter that holds the next program address to be executed and is named the program counter. The stack pointer is the second special 16-bit register. The stack -
OCR Scan
str 50113 BQ 6100 8085 mnemonic opcode P-PD78224GJ 0022h sfh P571 PD7822 PD78220 PD78224 PD78P224
Showing first 20 results.