500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : BT445KHF Supplier : BT Manufacturer : basicEparts Stock : 24 Best Price : - Price Each : -
Shipping cost not included. Currency conversions are estimated. 

bt445

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: clock outputs for the CPU system, SCSI, and Ethernet clocks. The Bt445â'™s input pixel port can be , Bt445. The Bt445 also provides a digital pixel output port from the DAC inputs to sup­ port driving , output with pixel timing to the PVSYNC* output. This signal is not internally used by the Bt445. 1 , VRAM shift registers that provide pixel data to the Bt445. The ratio of SCLK* to the pixel clock , Bt445. Pixel port bits used as overlay inputs have pixel timing, facilitating the use of additional -
OCR Scan
DG32521 DD32522

Bt445

Abstract: ECL IC NAND CPU system, SCSI, and Ethernet clocks. The Bt445's input pixel port can be software-configured to be , numerous monochrome/gray-scale options on the Bt445. The Bt445 also provides a digital pixel output port , Bt445. Video Clock input (TTL-compatible). The rising edge of this input is used to load the SYNC* and , registers that provide pixel data to the Bt445. The ratio of SCLK* to the pixel clock equals the value set , /SCLKI signal is generated from the inverted signal of the VIDCLK* output of the Bt445. Pixel port bits
-
OCR Scan
Bt445 ECL IC NAND MCLK20 MCLK25
Abstract: /or SCSI or Ether­ net clocks, for example. The Bt445â'™s input pixel port can be software-config , pixel modes, allowing numerous mono­ chrome/gray scale options on the Bt445. The Bt445 also provides , rooktree' Bt445_ Circuit Description (continued) +5 1OOOpF Bt445 XTAL1 , used to clock the VRAM shift registers that provide pixel data to the Bt445. The ratio of SCLK* to , Buffer Clocking Interface, Using SCLK. 9 B r o -
OCR Scan
135-MH

ob3 diode

Abstract: bt445KHF135 Clock. . . . . . . . Bt445-Generated VRAM Shift Clock, Externally Generated Pixel Clock . . . . . . . . . The Bt445-Generated VRAM Shift Clock and PLL-Generated Pixel Clock . . . . . . . Brooktree , . . . . 71 Frame Buffer Interface, with PLL Pixel Clock and no Bt445-Provided Shift Clock . . . . , with Externally Generated Pixel Clock and Bt445-Generated SCLK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 Frame Buffer Interface for Bt445-Generated
Rockwell
Original
ob3 diode bt445KHF135 Bt858 L4450 75385n a 4714 L445001

bt445

Abstract: A high-frequency ceramic decoupling capacitor 0.1 PC B o a r d C o n s id e r a t io n s The Bt445 layout should be optimized for lowest noise on the Bt445 power and ground lines by shielding the digital inputs and providing good decoupling , and digital power supplies. The optimum layout enables the Bt445 to be located as close as possible to , Decoupling Bt445 A linear regulator is recommended to filter the power supply if the power supp y noise , to the Bt445 should be isolated as much as possible from the ar alog outputs and other analog
-
OCR Scan
A high-frequency ceramic decoupling capacitor 0.1 1N4148/9 BAV99 N4148/9 RPE112Z5U104M50V 12102T103QA1018 CSR13F336KM

Bt445

Abstract: num erous m onochrom e/gray-scale options on the Bt445. The Bt445 also provides a digital pixel output , signal is not internally used by the Bt445. Video Clock input (TTL-compatible). The rising edge of this , to clock the V R A M shift registers that provide pixel data to the Bt445. The ratio of SCLK* to the , * output o f the Bt445. Pixel port bits used as overlay inputs have pixel timing, facilitating the use of , hich applies or captures test data used for functional verification o f the Bt445. JTAG is particularly
-
OCR Scan
BI445
Abstract: . Brooktree* 33 I n t e r n a l R e g is t e r s Command Register 0 Bt445 Command Register 0 T , In the Bt458, this bit specifies 4:1 multiplex mode. In the Bt445, this bit is ignored. To configure the Bt445 for Bt458-compatible 5:1, the extended Bt445 register set must be used. When the overlay , ) Disable (1) Enable 1 34 Brooktree* Bt445 Command Register 1 I n t e r n a l R e g ist e r , Bt445 Red MSB Position Bit(s) 7 -0 Field Name MSB Position ($00)-Pixel Bit 0 ($01 )-Pixel Bit -
OCR Scan
Abstract: /gray-scale options on the Bt445. The Bt445 also provides a digital pixel output port from the DAC inputs to , ® Bt445_ Circuit Description (continued) Frame Buffer Interface System s Using , * output o f the Bt445. Pixel port bits used as overlay inputs have pixel tim­ ing, facilitating the use , change. Bt445 Distinguishing Features â'¢ P L L P ix el C lo c k G en eratio n (M /N ) â'¢ JT , Brookirce Brooktree Bt445 Circuit Description Introduction The Bt445 is a flexible 150-M Hz RAMDAC -
OCR Scan
445KPF150 445KPF110 445KPF135

BD 3444 fs

Abstract: 7445 pin diagram and truth table example. The Bt445's input pixel port can be software-configured to be any width from 1-64 pins. This , on the Bt445. The Bt445 also provides a digital pixel output port from the DAC inputs to support , Diagram. WORKSTATION GRAPHICS 5 -9 Bt445_ Circuit Description (continued , be used to clock the VRAM shift regis ters that provide pixel data to the Bt445. The ratio of SCLK , GRAPHICS 5 -1 3 Brooktree® Circuit Description
-
OCR Scan
BD 3444 fs 7445 pin diagram and truth table bd 5444 ple CRYSTAL OSCILLATORS bb hc 8352 445KPF

T445

Abstract: LT 8233 . Frame Buffer Interface, with PLL Pixel Clock and no Bt445-Provided Shift Clock Crystal XTAL1 XTAL2 , Clock and Bt445-Generated SCLK Pixel Rate Oscillator CLOCK Mid-line Xfer Control SCLK* LD/SCLKI SCLK , Interface for Bt445-Generated VRAM Serial Clock and Pixel Clock XTAL2 System Bus or Graphics Pipeline , A p p l i c a t i o n In f o r m a t i o n Test Features of the Bt445 T h e B t445 co n tain s , Bt445 Bt445 W hen perfo rm in g sy stem tests that use th e sig n a tu re an aly sis reg isters
-
OCR Scan
T445 LT 8233 104444 96648 78462

bt445

Abstract: r a m e t r ic I n f o r m a t i o n DC Electrical Param eters Bt445 Table 17. DC , mA ha pF IOH IOL IOZ CL 1 1 60 10 mA mA MA PF 80 Brooktree' Bt445 P a r a m , Bt445 P a r a m e t r ic I n f o r m a t io n AC Characteristics Table 21. INPUT CLOCK ISO MHz , * 83 P a r a m e t r ic I n f o r m a t io n AC C haracteristics Bt445 Table 23. System , Brooktree1 Bt445 P a r a m e t r ic I n f o r m a t i o n AC Characteristics Figure 23. MPU Read
-
OCR Scan

bt445

Abstract: BT455 behaves identically to a CG6; video is generated through the BT445 RAMDAC analog video output port. If a , BT445 RAMDAC digital video output port: (1) for the Hosiden panel, STP3031 will demux the 8-bit/10MHz data out of the BT445 into a 16-bit/5MHz data stream required by the flat panel, (2) for the Sharp panel, STP3031 will demux the 9-bit/54MHz data out of the BT445 into a 18-bit/27MHz data stream , the BT445 into a 24-bit/32MHz data stream required by the flat panel. In addition to generating the
Sun Microelectronics
Original
STP3010 BT455 BK_OFF lcd color sharp crt lcd controller b0333

hosiden bc 52

Abstract: BT455 frame buffer behaves identi cally to a CG6; video is generated through the BT445 R AMD AC analog video , , and sync signals from the BT445 RAMDAC digital video output port: (1) for the Hosiden panel, STP3031 will demux the 8-bit/10MHz data out of the BT445 into a 16-bit/5MHz data stream required by the flat panel, (2) for the Sharp panel, STP3031 will demux the 9-bit/54MHz data out of the BT445 into a 18 , -bit/64MHz data out of the BT445 into a 24-bit/32MHz data stream required by the flat panel. In addition to
-
OCR Scan
hosiden bc 52 Color LCD 37 pin sharp LCD Controller LCD Controller APWR120FF

STP3010

Abstract: CG-03 frame buffer behaves identically to a CG6; video is generated through the BT445 RAMD AC analog video , sync signals from the BT445 RAMD AC digital video output port: (1) for the Hosiden panel, STP3031 will demux the 8-bit/ 10MHz data out of the BT445 into a 16-bit/ 5MHz data stream required by the flat panel, (2) for the Sharp panel, STP3031 will demux the 9-bit/ 54MHz data out of the BT445 into a 18 , -bit/ 64MHz data out of the BT445 into a 24-bit/ 32MHz data stream required by the flat panel. In addition to
-
OCR Scan
CG-03
Abstract: CG6; video is generated through the BT445 RAM DAC analog video output port. If a m onitor is not , frequency for the video timing. STP3031 receives the proper data, clock, and sync signals from the BT445 , z data out of the BT445 into a 16-b it/5M H z data stream required by the flat panel, (2) for the Sharp panel, STP3031 will dem ux the 9-bit/54M H z data out of the BT445 into a 18-b it/27M H z data , data out of the BT445 into a 24-b it/32M H z data stream required by the flat panel. In addition to -
OCR Scan
R120FF STP3031PQ

STP3010

Abstract: CG-03 through the BT445 RAM DAC analog video output port. If a m onitor is not connected, and a flat panel , . STP3031 receives the proper data, clock, and sync signals from the BT445 RAM DAC digital video output port: (1) for the H osiden panel, STP3031 will dem ux the 8-b it/10M H z data out of the BT445 into a 16 , -bit/54M H z data out of the BT445 into a 18-b it/27M H z data stream required by the flat panel, or (3) for the Toshiba panel, STP3031 will dem ux the 12-bit/64M H z data out of the BT445 into a 24-b it/32M
-
OCR Scan
PWR120FF STP3D31 STP3031PQFP

53c720

Abstract: SMT312 Weitek Power W9100 graphics controller 4 MBytes of VRAM, 1-MByte fast SRAM Brooktree Bt445 True Color
Sundance Multiprocessor Technology
Original
TMS320C40 TMS320C44 SMT319 53c720 SMT312 Amersham ibm edram SMT302 SMT311 SMT300 TIM-40 50-MFLOP

ERICSSON RBS 6000

Abstract: Ericsson RBS 6102 Weitek Power W9100 graphics controller 4 MBytes of VRAM, 1-MByte fast SRAM Brooktree Bt445 True Color
Texas Instruments
Original
ERICSSON RBS 6000 Ericsson RBS 6102 Ericsson Installation guide for RBS 6000 RBS 2216 ericsson maintenance RBS 2216 ericsson user manual Ericsson RBS 6102 hardware reference manual TMS320 SPIRIT-30 SPIRIT-40
Showing first 20 results.