500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : LTIHK51-1S-BL-GN-XUI3 Supplier : Carling Technologies Manufacturer : Avnet Stock : - Best Price : $18.99 Price Each : $20.69
Part : RA511-RW-W-X-N-XUI1 Supplier : Carling Technologies Manufacturer : Avnet Stock : - Best Price : $0.5999 Price Each : $1.4869
Part : VVA9CXX-1XX-XUI1 Supplier : Carling Technologies Manufacturer : Avnet Stock : - Best Price : $1.49 Price Each : $2.69
Part : VVAACXX-XUI1 Supplier : Carling Technologies Manufacturer : Avnet Stock : - Best Price : $0.7459 Price Each : $1.6099
Shipping cost not included. Currency conversions are estimated. 

Xuint32

Catalog Datasheet MFG & Type PDF Document Tags

Xuint32

Abstract: IPIF (Xuint32 BaseAddress, unsigned RegOffset, Xuint32 Data). Read a value from an OPB_IPIF_TEMPLATE register: Xuint32 OPB_IPIF_TEMPLATE_mReadReg(Xuint32 BaseAddress, unsigned RegOffset). A self-test function of the , OPB_IPIF_TEMPLATE_mReset(Xuint32 BaseAddress). Read module identification information from OPB_IPIF_TEMPLATE device: Xuint32 OPB_IPIF_TEMPLATE_mReadMIR(Xuint32 BaseAddress). Functions for the DMA Services: Reset DMA , OPB_IPIF_TEMPLATE_mResetDMA0(Xuint32 BaseAddress). Reset DMA channel 1 (Read or Receive side) of OPB_IPIF_TEMPLATE to initial
Xilinx
Original
XAPP967 ML403 Xuint32 IPIF X967 vhdl code for 4 channel dma controller DS967 DS414

Xuint32

Abstract: lcd module verilog technique, the LCD output routine is: void GPIO_writeLCD( Xuint32 data ) { Xuint32 tmp32; tmp32 = , consist of calling the following function: Xuint32 GPIO_readSwitch(void) { Xuint32 tmp32; tmp32 = , "xio.h" Xuint32 OUT_PORT[1] _attribute_ (section(".io_reg")={ 0 };//Address 0 Xuint32 IN_PORT[1 , SWITCH_OFFSET 0 // Write LCD void GPIO_writeLCD( Xuint32 data ) { Xuint32 tmp32; tmp32 = XIo_In32 ,
Xilinx
Original
XAPP672 PPC405 lcd module verilog vhdl code 8 bit microprocessor verilog code lcd verilog code 16 bit processor VHDL code of lcd display FE001FFF FFFFE000 FE000000 FE000008

8086 microprocessor based project

Abstract: 2S200 */ void PciDmaTransfer(Xuint32 LocalAddress, Xuint32 RemoteAddress, Xuint32 Bytes, int Direction) { Xuint32 DmaSrc; Xuint32 DmaDest; /* setup transfer direction */ if (Direction = 0) { /* local to PCI , argument. Must be 0 or 1\n"); return; } /* begin transfer */ XDmaChannel_Transfer(&Bridge.Dma, (Xuint32*)DmaSrc, (Xuint32*)DmaDest, Bytes); /* wait for completion */ SemaphoreTake(&Bridge.DmaSemaphore
Xilinx
Original
XAPP911 ML310 8086 microprocessor based project 2S200 m1535d ALi M1535D GD82559 link xc2s200 PC405TM DS437 DS416 XAPP765

TEMAC

Abstract: verilog code for mdio protocol length of the frame. int tapdev_read(){ Xuint32 input; u16_t x, time_out=0; do { if(time_out>65530 , : stw(FIFOPORT, (Xuint32) (frame[x]) ) ); The stw() function is used to write to the OCM bus in , stw(FIFOPORT, (Xuint32) (uip_buf[0]); // store the first byte first_array = UIP_LLH_LEN + 40 , array, uip_buf[] first stw(FIFOPORT, (Xuint32) (uip_buf[x]); } for(x=0; x < second_array; +x) { // then send the data in the second array, uip_appdata[] stw(FIFOPORT, (Xuint32) (uip_appdata[x
Xilinx
Original
XAPP807 TEMAC verilog code for mdio protocol application TEMAC virtex-4 fx12 binary to lcd verilog code UG082 XAPP571 XAPP575 XAPP719

CMD640

Abstract: M1535 */ void PciDmaTransfer(Xuint32 LocalAddress, Xuint32 RemoteAddress, Xuint32 Bytes, int Direction) { Xuint32 DmaSrc; Xuint32 DmaDest; /* setup transfer direction */ if (Direction = 0) { /* local to PCI , argument. Must be 0 or 1\n"); return; } /* begin transfer */ XDmaChannel_Transfer(&Bridge.Dma, (Xuint32*)DmaSrc, (Xuint32*)DmaDest, Bytes); /* wait for completion */ SemaphoreTake(&Bridge.DmaSemaphore
Xilinx
Original
ML410 XAPP964 ML455 CMD640 M1535 XC4VFX60 VIRTEX4 DEVELOPMENT BOARD ALI chipset manual ALi M1535D UG241 UG084 UG085

verilog code for longest prefix matching

Abstract: vhdl code for longest prefix matching generation of the pseudorandom number: Xuint32 LPM_random(Xuint32 number){ Xuint32 tap_1=0; Xuint32 tap_2=0; Xuint32 tap_3=0; Xuint32 tap_4=0; if(number & 0x8000) tap_1 = 1; if(number & 0x4000) tap_2 = 1; if
Xilinx
Original
XAPP738 verilog code for longest prefix matching vhdl code for longest prefix matching longest prefix matching algorithm code longest prefix matching algorithm verilog code 8 bit LFSR RAMB16

verilog code for cdma transmitter

Abstract: xapp663 while reading/writing the data from/to the SMSC LAN 91C111 controller. Xuint16 lan91c111InWord(Xuint32 , ) >> 8) & 0x00FF); } void lan91c111OutWord(Xuint32 BaseAddress, Xuint16 Data) { Xuint16 Temp; Temp
Xilinx
Original
XAPP536 XAPP535 verilog code for cdma transmitter xapp663 1000BASE-SX ML300

91C111

Abstract: P7ff672 declared in the Xintc_l.h file. XIntc_SetIntrSvcOption(Xuint32 BaseAddress, int Option) This function is , XIntc_RegisterHandler(Xuint32 BaseAddress, int InterruptId, XInterruptHandler Handler, void *CallBackRef); Register a
Xilinx
Original
XAPP924 LAN91C111 P7ff672 FF672 P160 X9240 DS325 32/16/8-B

XAPP778

Abstract: interrupt controller vhdl code download ] ); Xtime_GetTime( &end ); Table 4: Low-level Input Routine static inline Xuint32 In32Fast() { return( lwz( IN_PORT ) ); } Table 5: Low-level Output Routine static inline void Out32Fast( Xuint32 val32
Xilinx
Original
XAPP778 interrupt controller vhdl code download 0X0700 microblaze interrupt controller in vhdl code interrupt controller vhdl code RS232

ds-kit-4vfx12lc

Abstract: vhdl code for game Basics The promread function handles the interaction with the PROM: Xuint32 promread (Xuint8 read) 4
Xilinx
Original
UG012 DS302 DS112 DS083 ds-kit-4vfx12lc vhdl code for game ug071 Xilinx lcd display controller design ACE FLASH Xilinx lcd display controller UG068 UG071

XAPP759

Abstract: verilog code for fibre channel are created to make the code more readable. void Timer_Wait (Xuint32 delay): Sends the delay , initialization. void lcd_print (Xuint32 Line, Xuint8 *Str): Prints characters to the LCD. The Line
Xilinx
Original
XAPP759 DS264 1000BASE-X verilog code for fibre channel Virtex-II Pro and Virtex-II Pro X Platform FPGAs CPCS BOARD POWER SUPPLY 1000base-x xilinx UG024 XAPP662 ML321

0xb8000000

Abstract: UG130 service routine. XAPP1141 (v1.0) July 8, 2009 void Timer_Wait (Xuint32 delay): Sends the delay , lcd_print (Xuint32 Line, Xuint8 *Str): Prints characters to the LCD. The Line argument indicates which of
Xilinx
Original
XAPP482 XAPP694 XAPP501 XAPP138 UG130 DS123 0xb8000000 0xb0000000 0X710 UG111

XUartNs550

Abstract: RAMB16BWE are created to make the code more readable. · void Timer_Wait (Xuint32 delay): Sends the delay , initialization. · void lcd_print (Xuint32 Line, Xuint8 *Str): Prints characters to the LCD. The Line
Xilinx
Original
ML605 SP605 UG330 XUartNs550 RAMB16BWE RAM16BWER example ml605 uart 16450 UG081 UG534 UG526