500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : MRF6VP2600HR5 Supplier : NXP Semiconductors Manufacturer : Avnet Stock : - Best Price : €249.2900 Price Each : €287.69
Part : SIP21107DVP-26-E3 Supplier : Vishay Intertechnology Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : XC2VP2-6FF672C Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : €126.78 Price Each : €126.78
Part : XC2VP2-6FF672C Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : $172.59 Price Each : $172.59
Part : XC2VP2-6FF672I Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : €177.67 Price Each : €177.67
Part : XC2VP2-6FF672I Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : $241.4900 Price Each : $241.4900
Part : XC2VP2-6FFG672C Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : $137.69 Price Each : $137.69
Part : XC2VP2-6FFG672C Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : €126.78 Price Each : €126.78
Part : XC2VP2-6FFG672I Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : $172.59 Price Each : $172.59
Part : XC2VP2-6FFG672I Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : €177.67 Price Each : €177.67
Part : XC2VP2-6FG256C Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : €97.32 Price Each : €97.32
Part : XC2VP2-6FG256C Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : $118.29 Price Each : $118.29
Part : DVP-26 Supplier : Metropolitan Vaccuum Cleaner (METRO) Manufacturer : Newark element14 Stock : 53 Best Price : $7.75 Price Each : $8.16
Part : MRF6VP2600HR5 Supplier : NXP Semiconductors Manufacturer : Newark element14 Stock : 50 Best Price : $268.66 Price Each : $358.8200
Part : XC2VP2-6FGG256C. Supplier : Xilinx Manufacturer : Newark element14 Stock : 54 Best Price : $108.99 Price Each : $108.99
Part : MRF6VP2600HR5 Supplier : Freescale Semiconductor Manufacturer : Rochester Electronics Stock : 150 Best Price : $389.0700 Price Each : $389.0700
Part : XC2VP2-6FGG256I Supplier : Xilinx Manufacturer : Bristol Electronics Stock : 10 Best Price : - Price Each : -
Part : MRF6VP2600HR5 Supplier : NXP Semiconductors Manufacturer : Richardson RFPD Stock : 1,091 Best Price : $282.1400 Price Each : $300.94
Part : MRF6VP2600HR5 Supplier : NXP Semiconductors Manufacturer : Chip1Stop Stock : 23 Best Price : $325.9900 Price Each : $325.9900
Part : MRF6VP2600HR5 Supplier : NXP Semiconductors Manufacturer : element14 Asia-Pacific Stock : 50 Best Price : $363.0720 Price Each : $408.4560
Part : MRF6VP2600HR5 Supplier : NXP Semiconductors Manufacturer : Farnell element14 Stock : 50 Best Price : £248.00 Price Each : £279.00
Shipping cost not included. Currency conversions are estimated. 

VP2611 Datasheet

Part Manufacturer Description PDF Type
VP2611 Mitel Semiconductor H.261 Encoder Original
VP2611 Zarlink Semiconductor H.261 Encoder Original
VP2611/CG/GH1N Zarlink Semiconductor Encoder, H.261 Encoder Original
VP2611/CG/GH1R Zarlink Semiconductor Encoder, H.261 Encoder (Video Compression Source Coder) Original
VP2611CGGH1R Zarlink Semiconductor H.261 Encoder Original

VP2611

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: , CBUS3:0, are used when writing instructions to the VP2611. The remaining bits, CBUS7.4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are , Si GEC PLESSEY S E M I C O N D U C T O R S VP2611 H.261 ENCODER (Supersedes January 1996 , VP2615 H.261 Decoder The VP2611 Video Compression Source Coder forms part of a chip set used in video , through the device is only 3 macro block periods. The VP2611 contains all the elements necessary for the -
OCR Scan
DS3478 VP510 VP520S VP2612 VP2614 CLK54

VP520S

Abstract: DS3487 a typical Sub-block being output from the VP2611. DCLK DMODE 15 7 8 9 15 8 , writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , visit http://products.zarlink.com/obsolete_products/ VP2611 VP2611 H.261 Encoder Supersedes , store s QFP package The VP2611 Video Compression Source Coder forms part of a chip set used in
Zarlink Semiconductor
Original
DS3487 H261 VP520
Abstract: differential motion vectors and macroblock addresses from the absolute values received from the VP2611. These , DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The data type is defined by the value present on DMODE3 , VP2611. Thus it will be compatible with any future upgrades to the VP2611 that increase the size of the , frames. MTICK This output pulses high once for every Macroblock received from the VP2611. The pulse is , address was received from the VP2611. ft is anticipated that this should be used to clock a counter in -
OCR Scan
DS3511 HB3923-1

1996 yuv rgb conversion frame buffer

Abstract: DS3487 a typical Sub-block being output from the VP2611. DCLK DMODE 15 7 8 9 15 8 , writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 , Addresses and control generated internally for DRAM frame store s QFP package The VP2611 Video
Zarlink Semiconductor
Original
1996 yuv rgb conversion frame buffer

VP510

Abstract: VP520 a typical Sub-block being output from the VP2611. DCLK DMODE 15 7 8 9 15 8 , writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 , Addresses and control generated internally for DRAM frame store s QFP package The VP2611 Video
Zarlink Semiconductor
Original

MACROBIOCK

Abstract: from the VP2611. DCLK DMODE DBUS _ 15X X X I 7 I 1 1 1 CM _ n _ n _ n _ n L_n_n_ X X , , are used when writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below , MITEL QPvynrnMni inrm o Supersedes June 1996 edition, DS3487 - 4.0 VP2611 H.261 Encoder , Transmission System VP2611 PIN DESCRIPTIONS YUV7:0 This input bus accepts YUV data one pixel at a time
-
OCR Scan
MACROBIOCK

gc132

Abstract: writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , DS3478 - 2.3 VP2611 H.261 ENCODER (Supersedes version in December 1993 Digital Video & DSP 1C , 37b6SBE D0S3Z03 1^7 VP2611 PIN DESCRIPTIONS R/W1 Read/Write control for external DRAM 1 , the VP2611 to code a new frame. It must be held high for at least one SYSCLK cycle and then must be
-
OCR Scan
gc132 VP520CIF/QCIF P2611
Abstract: , specified in figure 10. Only the four LSBs, CBUS3:0, are used when writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The , S i GEC PLESSEY ADVANCE INFORMATION S E M I C O N D U C T O R S VP2611 H.261 ENCODER ,   On chip motion vector estimator with +/-7 pixel search The VP2611 Video Compression Source C , Hz frame rates. The pipeline latency through the device is only 3 macro block periods. The VP2611 -
OCR Scan
H83923-1

DS3487

Abstract: H261 a typical Sub-block being output from the VP2611. DCLK DMODE 15 7 8 9 15 8 , writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 , Addresses and control generated internally for DRAM frame store s QFP package The VP2611 Video
Mitel Semiconductor
Original
Abstract: ction s w ill be forced low. This diagram shows a typical Sub-block being output trom the VP2611. , into the VP2611. The instructions listed in Table 3 are described below in greater detail; Input VAR , © M ITEL _ VP2611 H.261 Encoder DS3487 - 4.0 June 1996 SE M IC O N D U C T O , and control generated internally for DRAM frame store QFP package DESCRIPTION The VP2611 Video , Conferencing Transmission System VP2611 PIN DESCRIPTIONS YUV7:0 This input bus accepts YUV data one pixel -
OCR Scan
Abstract: . This diagram shows a typical Sub-block being output from the VP2611. DCLK DMODE DBUS 15 X 7 2 8 0 9 , writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 VP2611 FEATURES DESCRIPTION The VP2611 Video Compression Source Coder forms part of a chip set Zarlink Semiconductor
Original

H261

Abstract: VP2611 addresses from the absolute values received from the VP2611. These values are variable length coded, and , this Chip Enable should be used. PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The , +7/-8 motion vectors produced by the VP2611. Thus it will be compatible with any future upgrades to , Macroblock received from the VP2611. The pulse is 3 clock cycles in duration, and the leading edge will occur 6 SCLK cycles after the Macroblock address was received from the VP2611. It is anticipated that
Mitel Semiconductor
Original
16 line to 4 line coder multiplexer Pin and function compatible VP2612 TXA11 HB3923-2
Abstract: absolute values received from the VP2611. These values are variable length coded, and bit packed for , be used. PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The data type is defined by , +7/-8 motion vectors produced by the VP2611. Thus it will be compatible with any future upgrades to , high once for every Macroblock received from the VP2611. The pulse is 3 clock cycles in duration, and the leading edge will occur 6 SCLK cycles after the Macroblock address was received from the VP2611. GEC Plessey Semiconductors
Original

H261

Abstract: VP2611 addresses from the absolute values received from the VP2611. These values are variable length coded, and , this Chip Enable should be used. PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The , +7/-8 motion vectors produced by the VP2611. Thus it will be compatible with any future upgrades to , Macroblock received from the VP2611. The pulse is 3 clock cycles in duration, and the leading edge will occur 6 SCLK cycles after the Macroblock address was received from the VP2611. It is anticipated that
Zarlink Semiconductor
Original

H261

Abstract: VP2611 addresses from the absolute values received from the VP2611. These values are variable length coded, and , this Chip Enable should be used. PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The , +7/-8 motion vectors produced by the VP2611. Thus it will be compatible with any future upgrades to , Macroblock received from the VP2611. The pulse is 3 clock cycles in duration, and the leading edge will occur 6 SCLK cycles after the Macroblock address was received from the VP2611. It is anticipated that
Zarlink Semiconductor
Original
TXA10 TXA12 TXA13 TXA14
Abstract: the four LSBs, CBUS3:0, are used when writing instructions to the VP2611. The remaining bits, CBUS7:4 , VP2611 H.261 Encoder S E M IG O tV ID L IO lfO Ã Supersedes June 1996 edition, DS3487 - 4.0 , System VP2611 PIN DESCRIPTIONS R/W1 YUV7:0 This input bus accepts YUV data one pixel at a , . FRMIN REQYUV This input should be pulled high to prepare the VP2611 to code a new frame. It must , begins. The VP2611 will respond to the rising edge of FRMIN by asserting REQYUV appproximately 184 -
OCR Scan
GH128
Abstract: Sub-block being output from the VP2611. DCLK DMODE 15 7 8 9 15 8 9 15 8 9 , specified in figure 10. Only the four LSBs, CBUS3:0, are used when writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The , VP2611 JANUARY 1996 ADVANCE INFORMATION DS3478 - 3.0 VP2611 H.261 ENCODER (Supersedes , store s QFP package The VP2611 Video Compression Source Coder forms part of a chip set used in GEC Plessey Semiconductors
Original

DS3487

Abstract: H261 a typical Sub-block being output from the VP2611. DCLK DMODE 15 7 8 9 15 8 , writing instructions to the VP2611. The remaining bits, CBUS7:4, should be pulled low while the instruction is strobed into the VP2611. The instructions listed in Table 3 are described below in greater , VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 , Addresses and control generated internally for DRAM frame store s QFP package The VP2611 Video
Zarlink Semiconductor
Original
PAL colour coder block diagram
Abstract: addresses from the absolute values received from the VP2611. These values are variable length coded, and , used this Chip Enable should be used. PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. , +7/-8 motion vectors produced by the VP2611. Thus it will be compatible with any future upgrades to , Macroblock received from the VP2611. The pulse is 3 clock cycles in duration, and the leading edge will occur 6 SCLK cycles after the Macroblock address was received from the VP2611. It Is anticipated that -
OCR Scan
DS35H

philips hd6

Abstract: H261 received from the VP2611. These values are variable length coded, and bit packed for temporary storage in , . PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The data type is defined by the value , VP2611. Thus it will be compatible with any future upgrades to the VP2611 that increase the size of the , frames. MTICK This output pulses high once for every Macroblock received from the VP2611. The pulse is , address was received from the VP2611. It is anticipated that this should be used to clock a counter in
Zarlink Semiconductor
Original
philips hd6

STU 438

Abstract: 3 -2 FEATURES Fully integrated H261 video multiplexer Inputs data direct from VP2611 , ASSOCIATED PRODUCTS VP2611 H.261 Encoder VP2615 H.261 Decoder VP2614 Video Demultiplexer VP520S CIF , DBUS7:0 The input data bus from VP2611. The data type is defined by the value present on DMODE3:C) TXE2 , This block is responsible for ordering the data from the VP2611 Encoder into the correct sequence for , ±15 motion vectors, rather than the +7/-8 motion vectors produced by the VP2611. Thus it w ill be com
-
OCR Scan
STU 438
Showing first 20 results.