500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ISL6306IRZ-T Intersil Corporation 4-Phase PWM Controller with 8-Bit DAC Code for Precision RDS(ON) or DCR Differential Current; QFN40; Temp Range: See Datasheet visit Intersil Buy
ISL6307CRZ-T Intersil Corporation 6-Phase PWM Controller with 8 Bit VID Code for Precision RDS(ON) or DCR Differential Current; QFN48; Temp Range: 0° to 70° visit Intersil Buy
ISL6306IRZ Intersil Corporation 4-Phase PWM Controller with 8-Bit DAC Code for Precision RDS(ON) or DCR Differential Current; QFN40; Temp Range: See Datasheet visit Intersil Buy
ISL6307CRZ Intersil Corporation 6-Phase PWM Controller with 8 Bit VID Code for Precision RDS(ON) or DCR Differential Current; QFN48; Temp Range: 0° to 70° visit Intersil Buy
ISL6306CRZ Intersil Corporation 4-Phase PWM Controller with 8-Bit DAC Code for Precision RDS(ON) or DCR Differential Current; QFN40; Temp Range: See Datasheet visit Intersil Buy
ISL6306CRZ-T Intersil Corporation 4-Phase PWM Controller with 8-Bit DAC Code for Precision RDS(ON) or DCR Differential Current; QFN40; Temp Range: See Datasheet visit Intersil Buy

VHDL CODE FOR 16 bit LFSR in PRBS

Catalog Datasheet MFG & Type PDF Document Tags

vhdl code for 16 prbs generator

Abstract: verilog code of prbs pattern generator circuit that generates or checks a PRBS sequence is based on a linear feedback shift register (LFSR). In , corresponding output bit. Enable for all internal synchronous processes. In generate mode, this is the generated PRBS. In check mode, any bit set to 1 indicates a bit error on the corresponding line. The , the enable signal for all internal processes. The convention for bit ordering is: · In generate , properties. For a PRBS to have good spectral properties, it must have an optimally flat power spectrum in
Xilinx
Original

VHDL CODE FOR 16 bit LFSR in PRBS

Abstract: vhdl code for 8 bit barrel shifter . The full VHDL source code for the PLDs in this application note is listed in Appendixes B and C. This , Data Out Use HOTLink for 9- and 10-Bit Data Appendix B. Scrambler VHDL Source Code - , ; 13 Use HOTLink for 9- and 10-Bit Data Appendix B. Scrambler VHDL Source Code (continued) ELSE , primarily for operation with a transmission code known as 8B/10B. This code maps all possible 8-bit data , transmission characters are listed in the CY7B923/933 datasheet. For data that is represented by standard 8-bit
Cypress Semiconductor
Original
VHDL CODE FOR 16 bit LFSR in PRBS vhdl code for 8 bit barrel shifter vhdl code 8 bit LFSR vhdl code for 9 bit parity generator vhdl code for 8 bit parity generator vhdl code for 16 prbs generator

vhdl code scrambler

Abstract: prbs generator using vhdl . The full VHDL source code for the PLDs in this application note is listed in Appendices B and C. This , Data Out Use HOTLink for 9- and 10-Bit Data Appendix B. Scrambler VHDL Source Code - , ; 13 Use HOTLink for 9- and 10-Bit Data Appendix B. Scrambler VHDL Source Code (continued) ELSE , primarily for operation with a transmission code known as 8B/10B. This code maps all possible 8-bit data , transmission characters are listed in the CY7B923/933 datasheet. For data that is represented by standard 8-bit
Cypress Semiconductor
Original
vhdl code scrambler prbs generator using vhdl vhdl code for pseudo random sequence generator vhdl code for 4 bit barrel shifter vhdl code for 7 bit pseudo random sequence generator vhdl code for 16 bit Pseudorandom Streams Generation

verilog code of prbs pattern generator

Abstract: free verilog code of prbs pattern generator , 23, 29, and 31) as specified in ITU-T Recommendation O.150 for PRBS pattern generation [Ref 8]. The , Approximately from 320 (in 20-bit XBERT) to 640 (in 40-bit XBERT) 16 to 40 If 8B/10B is bypassed, the , link-up and detects seven idles in the incoming data. · Two bit error counters for two pattern , pseudorandom bit sequence (PRBS) pattern, a clock pattern, or a user-defined pattern. The reference design , module via the 32-bit GPIO. The UART provides an interactive user interface for the reference design
Xilinx
Original
verilog code of prbs pattern generator free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code 16 bit LFSR XAPP713 8B/10B- PPC405 RS-232 UG070

verilog code 16 bit LFSR in PRBS

Abstract: mcb design a new CORE Generator tool project in preparation for launching the MIG tool: 1. 16 The CORE , you solely for use in the development of designs to operate with Xilinx hardware devices. You may not , . IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL , block for a given application. · Chapter 5, "MCB Operation," explains how the MCB functions in , to 4 Gb · 4-bit, 8-bit, or 16-bit single component memory interface Up to 12.8 Gb/s
Xilinx
Original
UG388 mcb design micron lpddr ddr 240 pin Jedec JESD209 mig ddr MT41K128M RC32434/5 MCF547

apple ipad schematic drawing

Abstract: xpower inverter 3000 plus termination to _DT standards in Table 3-58 and Table 3-59. · Table 4-28: Corrected bit assignments for , . . . . . . . . . . . . . . . . . . . . . . . . . . . . Initialization in VHDL and Verilog Code . . , you solely for use in the development of designs to operate with Xilinx hardware devices. You may not , . IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL , . · Clariified explanation of banks 4/5 VCCO settings for configuration vs. operation in section
Xilinx
Original
apple ipad schematic drawing xpower inverter 3000 plus apple ipad apple ipad 2 circuit schematic 8 bit alu in vhdl mini project report 8051 code assembler for data encryption standard UG012

PCB mounted 230 V relay

Abstract: Virtex-II FF1152 Prototype Board entirely embodied in its products. Xilinx provides any design, code, or information shown or described , intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such , considerations. For Virtex-II Pro device specifications, refer to the Virtex-II Pro Data Sheet modules in Part I , For details on the following topics, see the Virtex-II Pro Platform FPGA User Guide in Part II of this , Libraries Guide for more information. Emphasis in text: If a wire is drawn so that it overlaps the pin
Xilinx
Original
PCB mounted 230 V relay Virtex-II FF1152 Prototype Board wireless power transfer using em waves matlab simulink Behavioral verilog model MARKING SMD IC CODE 8-pin 80C31 instruction set XC2064 XC3090 XC4005 XC5210
Abstract: . 9-53 16/20-Bit Word Alignment , . 11-9 PCSCLKDIV Usage in VHDL , . 11-14 DCSC Usage in VHDL , . 11-16 DCCA Usage in VHDL , . 11-17 OSCG Usage in VHDL Lattice Semiconductor
Original
HB1012

PEX8114

Abstract: pex 8112 made. In no event will PLX Technology be liable for damages arising directly or indirectly from any use , contains four lanes or four differential signal pairs for each direction, for a total of 16 lines or , names. Register parameter [field] or control function. Specific Function in 32-bit register bounded by , . Least-significant bit. Most-Significant Byte. Most-significant bit. DWord (32 bits) is the primary register size in , . All Rights Reserved. The information in this document is proprietary to PLX Technology. No part of
PLX Technology
Original
PEX8114 pex 8112 pex8114bc PEX8114-BC13BIG pci express tlp plx pex 8114BC PEX8114-BC13BI PEX8114-BC13 8114RDK-F 8114RDK-R

PEX8114-BC13BI G

Abstract: PEX8114-BD13BIG [field] or control function. Specific Function in 32-bit register bounded by bits [31:16]. k = 1,000 (103 , made. In no event will PLX Technology be liable for damages arising directly or indirectly from any use , link contains four lanes or four differential signal pairs for each direction, for a total of 16 lines , information. This format is often used for register names, register bit and field names, register offsets , abbreviated to "B" (for example, 4B = 4 bytes) Least-Significant Byte. Least-significant bit. Most-Significant
PLX Technology
Original
PEX8114-BD13BI PEX8114-BC13BI G PEX8114-BD13BIG 196 PBGA plx PEX8114BD 8114-BC/BD PEX8114-BD13 8114-BC 8114-BD

XILINX/HD-SDI over sd

Abstract: smpte 424m to itu 656 disclosing this Document and Intellectual Property (hereinafter "the Design") to you for use in the , , FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL , or intended for use in the development of on-line control equipment in hazardous environments , : Changed "8B/10B Encoder core" to "Asynchronous FIFO core" in step 3 of "User Instructions for , Audio/Video Connectivity Solutions for Virtex-II Pro and Virtex-4 FPGAs Reference Designs for
Xilinx
Original
XAPP514 XAPP224 XILINX/HD-SDI over sd smpte 424m to itu 656 CTXIL103 smpte rp 198 3g hd sdi regenerator reclocker smpte 424m to smpte 274m AES18-1996 AES5-2003 AES3-2003 UG073

pex 8112

Abstract: pex8114 names. Register parameter [field] or control function. Specific Function in 32-bit register bounded by , . Least-significant bit. Most-Significant Byte. Most-significant bit. DWord (32 bits) is the primary register size in , rights reserved. The information in this document is proprietary to PLX Technology. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as , , including, but not limited to, express and implied warranties of merchantability, fitness for a particular
PLX Technology
Original
PEX8114BB adb 748 8114BB PEX8114-BB13BI PEX8114-BB13

PEX8532

Abstract: PEX8532-BB25BI or completeness are made. In no event will PLX Technology be liable for damages arising directly or , ECC Error Count · Chapters 11, 15, and 16 ­ Revision ID (offset 08h) ­ Added note that bit 0 is , names. Register parameter [field] or control function. Specific Function in 32-bit register bounded by , /code samples command_done Status/Command Parity Error Detected Upper Base Address[31:16] 01Fh , . All rights reserved. The information in this document is proprietary and confidential to PLX
PLX Technology
Original
PEX8532 PEX8532-BB25BI tip 134 plx vhdl code ba7h 749H 8532AA/BA/BB 8532BB PEX8532-BB25 8532RDK-1 8532RDK-4 8532RDK-8

PEX8516

Abstract: vhdl code for 4*4 crossbar switch or completeness are made. In no event will PLX Technology be liable for damages arising directly or , , Ingress One-Bit ECC Error Count · Chapters 11, 15, and 16 ­ Revision ID (offset 08h) ­ Added note that bit , names. Register parameter [field] or control function. Specific Function in 32-bit register bounded by , . Least-significant bit. Most-Significant Byte. Most-significant bit. DWord (32 bits) is the primary register size in , Version 1.4 2007 PEX 8516 Not recommended for new designs ­ please use PEX8518 for new
PLX Technology
Original
8516AA/BA/BB PEX8516 vhdl code for 4*4 crossbar switch 85XX PEX8111 PEX8516-BB25BI 8516BB 8516-BB25BI PEX8516-BB25 8516RDK-1 8516RDK-4

1B19

Abstract: PEX8111 Function in 32-bit register bounded by bits [31:16]. k = 1000 (103)is generally used with frequency , appended to the term (for example, PEX_PERST#). Monospace font (program or code samples) is used to , bit. Register parameter [field] or control function. Specific Function in 32-bit register , (for example, 4B = 4 bytes) DWord (32-bits) is the primary register size in these devices. Do not , warranties of accuracy or completeness are made. In no event will PLX Technology be liable for damages
PLX Technology
Original
1B19 Package Drawing PEX re-enumeration B7DH 8524-AA25VBI

PEX8114

Abstract: C60H lines or signals in an x1 link. · An x4 link contains four lanes or four differential signal pairs for each direction, for a total of 16 lines or signals. A Differential Pair A Differential Pair in , made. In no event will PLX Technology be liable for damages arising directly or indirectly from any , in each direction and four of them = four Lanes This is an x4 Link There are 16 signals , miscellaneous electrical specifications. Added pull-up information for JTAG_TCK, and removed pull-up
PLX Technology
Original
C60H PEX8114-BA13BIG tlp 759 datasheet PCI express PCB footprint PEX8114BA serial eeprom 1994 8114BA PEX8114-BA13BI PEX8114-BA13 PEX8114RDK-F PEX8114RDK-R

PEX8532-BC25BIG

Abstract: PEX8532 representations or warranties of accuracy or completeness are made. In no event will PLX Technology be liable for , " column to the register names in their respective chapters Miscellaneous changes for readability 1.0 , Version 1.6 iii Data Book PLX Technology, Inc. Preface The information contained in this , names. Register parameter [field] or control function. Specific Function in 32-bit register bounded by , . Least-significant bit. Most-Significant Byte. Most-significant bit. DWord (32 bits) is the primary register size in
PLX Technology
Original
PEX8532-BC25BIG 965H 06FFFFFFH PEX8532-BC25BI 449H 8532AA/BA/BB/BC 8532BC PEX8532-BC25 8532-BB 8532-BC

8524BB

Abstract: PEX8524-BC25BI names. Register parameter [field] or control function. Specific Function in 32-bit register bounded by , . Least-significant bit. Most-Significant Byte. Most-significant bit. DWord (32 bits) is the primary register size in , Copyright © 2006 ­ 2007 PLX Technology, Inc. All Rights Reserved. The information in this document is proprietary and confidential to PLX Technology No part of this document may be reproduced in any form or by , and implied warranties of merchantability, fitness for a particular purpose, and non-infringement
PLX Technology
Original
PEX8524-BC25BI 8524BB 8524AA s 9413 D40H pex 8516 8524VAA/BB/BC 8524BB/BC PEX8524-BB25BI

LFE3-35EA

Abstract: LFE3-17EA-7FTN256C . 8-60 Case II_a: 16/20-bit, CTC FIFO and RX/TX FIFOs NOT Bypassed . 8-61 Case II_b: 16/20-bit, CTC FIFO Bypassed , . 8-72 16/20-Bit Word Alignment , . 2-30 Resources Available in the LatticeECP3 Family , . 4-10 For Further Information
Lattice Semiconductor
Original
LFE3-35EA LFE3-17EA-7FTN256C serdes hdmi optical fibre mini-lvds driver DDR3 layout vhdl code for MIL 1553 HB1009 TN1176 TN1177 TN1184 TN1189 TN1178

8 bit alu in vhdl mini project report

Abstract: DDR3 layout guidelines . 8-60 Case II_a: 16/20-bit, CTC FIFO and RX/TX FIFOs NOT Bypassed . 8-61 Case II_b: 16/20-bit, CTC FIFO Bypassed , . 8-72 16/20-Bit Word Alignment , . 2-30 Resources Available in the LatticeECP3 Family , . 4-10 For Further Information
Lattice Semiconductor
Original
DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-6FTN256C LFE3-70EA-6FN672C BUT16 TN1169 TN1180 TN1179
Showing first 20 results.