500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : STEPPER MOTOR: UNIPOLAR/BIPOLAR 57×41MM Supplier : Pololu Manufacturer : TME Electronic Components Stock : 9 Best Price : $26.31 Price Each : $29.82
Part : STEPPER MOTOR: UNIPOLAR/BIPOLAR 57×56MM Supplier : Pololu Manufacturer : TME Electronic Components Stock : 5 Best Price : $38.88 Price Each : $44.06
Part : STEPPER MOTOR: UNIPOLAR/BIPOLAR 57×56MM Supplier : Pololu Manufacturer : TME Electronic Components Stock : 6 Best Price : $38.88 Price Each : $44.06
Part : STEPPER MOTOR: UNIPOLAR/BIPOLAR 57×76MM Supplier : Pololu Manufacturer : TME Electronic Components Stock : 19 Best Price : $48.61 Price Each : $55.09
Part : STEPPER MOTOR: UNIPOLAR/BIPOLAR 57×76MM Supplier : Pololu Manufacturer : TME Electronic Components Stock : 3 Best Price : $48.61 Price Each : $55.09
Part : UNIPC128RPS Supplier : GC Electronics Manufacturer : Master Electronics Stock : 16 Best Price : - Price Each : -
Shipping cost not included. Currency conversions are estimated. 

UniPHY

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: with UniPHY in Stratix IV Devices. Implementing Multiple Memory Interfaces Using UniPHY. , the name of the QDR II and QDR II+ SRAM controller with UniPHY. Parameterize QDR II+ SRAM , .0. 3. Type rldram for the name of the RLDRAM II controller with UniPHY. Parameterize a Controller , Section II. UniPHY Design Tutorials 101 Innovation Drive San Jose, CA 95134 www.altera.com , . . . . . . . . . . vii Chapter 1. Using QDR II and QDR II+ SRAM Controller with UniPHY in Arria Altera
Original
EP4SE530H35C2 UniPHY ddr3 sdram PCB electronic components tutorials DDR3 pcb layout ddr3 ram MT49H16M36-18
Abstract: instantiates an instance of the UniPHY. The example top-level project is a fully-functional design that you , release of the RLDRAM II controller with UniPHY. Table 1­1. Release Information Item Description , support for the RLDRAM II Controller with UniPHY. Table 1­3. Key Feature Support for RLDRAM II , to ensure the functionality of the RLDRAM II controller with UniPHY. December 2010 Altera , External Memory Interface Handbook Volume 3 Section IV. RLDRAM II Controller with UniPHY IP User Altera
Original
PCIe to Ethernet altera PCIe to Ethernet bridge DDR3 model verilog codes DDR3 phy RLDRAM
Abstract: controller instantiates an instance of the UniPHY. The example top-level project is a fully-functional , of the RLDRAM II controller with UniPHY. Table 1­1. Release Information Item Version Release , controller with UniPHY. Resource Utilization Table 1­3 shows the typical size of the RLDRAM II controller , local Altera sales representative to order a license for the RLDRAM II controller with UniPHY. , UniPHY. This script also helps to relate the DQ and QK pin groups together for the Fitter to place them Altera
Original
pll_afi_clk
Abstract: controller instantiates an instance of the UniPHY. The example top-level project is a fully-functional , of the QDR II and QDR II+ SRAM controllers with UniPHY. Table 1­1. Release Information Item , the QDR II and QDR II+ SRAM controllers with UniPHY. Resource Utilization Table 1­3 shows the , controllers with UniPHY. © July 2010 Altera Corporation QDR II and QDR II+ SRAM Controller with , UniPHY. 5. Click Next to launch the QDR II and QDR II+ SRAM Controller with UniPHY MegaWizard Plug-In Altera
Original
Abstract:   DDR3 SDRAM UniPHY reference design where the sequencer ROM is integrated. â , file and recompile the design. 4. Configure the FPGA. 5. On the Tools menu, select SignalTap II , Initializing the UniPHY Nios II Sequencer in HardCopy Devices using FPP Configuration Scheme AN , UniPHY Nios® II sequencer for HardCopy® device migration. There are different methods to initialize , integrated into the UniPHY intellectual property (IP) to replace the register transfer level (RTL) sequencer Altera
Original
AN-650-1
Abstract: controller instantiates an instance of the UniPHY. The example top-level project is a fully-functional , information about this release of the QDR II and QDR II+ SRAM controllers with UniPHY. Table 1­1. Release , the QDR II and QDR II+ SRAM Controllers with UniPHY. Table 1­3. Key Feature Support for QDR II and , with UniPHY. Table 1­4. Unsupported Features for the QDR II and QDR II+ SRAM Controllers with UniPHY , the QDR II and QDR II+ SRAM controllers with UniPHY. December 2010 Altera Corporation Altera
Original
RTL 602 W
Abstract: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7­12 Section II. UniPHY Design , 1. Using QDR II and QDR II+ SRAM Controller with UniPHY in Arria II GX, Stratix III and Stratix IV , . . . . . . . . . . . . 1­2 Parameterize QDR II+ SRAM Controller with UniPHY Interface . . . . . . , . Using RLDRAM II Controller with UniPHY in Stratix III and Stratix IV Devices System Requirements . . . , . . . . . . . . . . . 2­16 Chapter 3. Using DDR3 SDRAM Controller with UniPHY in Stratix IV Altera
Original
flash controller verilog code DDR3 sodimm pcb layout sodimm ddr3 connector PCB footprint MT41J64M16LA-187E micron ddr3 ddr3 Designs guide
Abstract: families not supported by the UniPHY-based designs, use the Altera ALTMEMPHY IP core. If the UniPHY , Chapter 9. Timing Diagrams Chapter 10. Upgrading to UniPHY-based Controllers from ALTMEMPHY-based , controllers with UniPHY. Table 1­1. Release Information Item Version Release Date Ordering Codes , industry-standard models to ensure the functionality of the DDR2 and DDR3 SDRAM controllers with UniPHY. , representative to order a license for the DDR2 and DDR3 SDRAM controllers with UniPHY. © July 2010 Altera Altera
Original
vhdl code for ddr3 ddr3 RDIMM pinout DDR3 DIMM 240 pinout sdram controller DDR SDRAM Controller look-ahead policy
Abstract: memory interface. Table 2. Default PHY and Controller Solutions FPGA PHY Controller UniPHY , UniPHY FPGA Logic Memory Controller or ALTMEMPHY Memory T h e i m a g e QDR II , 's PHY Offerings Altera has two PHY offerings, ALTMEMPHY, for low-power applications, and UniPHY, for high-performance applications where UniPHY provides half the latency of ALTMEMPHY. Some new features have been added to UniPHY to support the needs of high-performance applications, including PLL and DLL sharing Altera
Original
DDR SDRAM Controller look-ahead ddr2 uniphy WP-01134-1 40/100G 800-MH
Abstract: high-performance memory interface solution includes the self-calibrating UniPHY megafunction, which is optimized , Interface Handbook. The Quartus II software version 10.0 does not have controller or UniPHY megafunction , Features in Stratix V Devices chapter. The UniPHY megafunction instantiates a phase-locked loop (PLL) to , in Stratix V Devices chapter. For more information about the UniPHY megafunction, refer to Volume 3 , Table 7­1: (1) The QVLD pin is not used in the UniPHY megafunction. (2) This represents the maximum Altera
Original
SV1008-1 1932-pin
Abstract: The QVLD pin is not used in the UniPHY megafunction. External Memory Interfaces in Stratix V , Slew rate adjustment Programmable drive strength UniPHY IP The high-performance memory interface solution includes the self-calibrating UniPHY IP that is optimized to take advantage of the Stratix V I/O structure and the Quartus II software TimeQuest Timing Analyzer. The UniPHY IP helps set up the physical , frequency of operation across process, voltage, and temperature (PVT) variations. The UniPHY IP Altera
Original
SV51008
Abstract: . . . . . . . . . 9­28 Section III. QDR II and QDR II+ SRAM Controller with UniPHY User Guide Altera
Original
vhdl code HAMMING LFSR EP3SL110F1152 DDR3 ECC SODIMM Fly-By Topology EP3SL110F1152C vhdl code hamming DDR2 sdram pcb layout guidelines
Abstract: and DDR3 SDRAM Controllers with UniPHY. Streamlined the specification tables. Added , frequency. UniPHY-based memory controllers do not support DDR SDRAM memory protocol. 1 © July 2010 , DDR2 SDRAM Controller with ALTMEMPHY IP and UniPHY. © July 2010 Altera Corporation System , FPGA devices for single chip-select DDR3 SDRAM Controller with ALTMEMPHY and UniPHY. 1 For the , single-rank UDIMM or RDIMM layout. The DDR2 SDRAM Controller with UniPHY offers the following features Altera
Original
HPC 932 EP3SE50 ALTMEMPHY EP2AGX190 EP2AGX260 DDR2 layout guidelines
Abstract: memory interface solution includes the self-calibrating UniPHY megafunction, which is optimized to take , software version 10.0 does not have controller or UniPHY megafunction support for QDR II+ and QDR II SRAM , Features in Stratix V Devices chapter. The UniPHY megafunction instantiates a phase-locked loop (PLL) to , , refer to the Clock Networks and PLLs in Stratix V Devices chapter. For more information about the UniPHY , not used in the UniPHY megafunction. (2) This represents the maximum number of DQ pins (including Altera
Original
SV51008-1
Abstract: Select Device Start Design Instantiate PHY and Controller UniPHY-Based Designs Only on Arria II , working properly. This step only applies to UniPHY-based interfaces (on Arria® II GX and Stratix® IV , . Timing simulation is only supported with UniPHY-based memory interfaces. For more information about , Controllers with UniPHY © July 2010 DDR and DDR2 SDRAM High Performance Controllers RLDRAM II Controllers with UniPHY Altera Corporation About This Handbook Preliminary 1­2 Chapter 1: How to Altera
Original
ddr2 ram slot pin detail 945 MOTHERBOARD CIRCUIT diagram samsung DDR2 PC 6400 DDR3 jedec DDR2 pcb layout DDR2 DIMM VHDL
Abstract: self-calibrating ALTMEMPHY megafunction and UniPHY Intellectual Property (IP) core, optimized to take advantage , megafunction and UniPHY IP core provide the total solution for the highest reliable frequency of operation , ALTMEMPHY megafunction and UniPHY IP core instantiate a phase-locked loop (PLL) and PLL reconfiguration , about ALTMEMPHY megafunction and UniPHY IP core support for Arria II GX devices, refer to the External , rules for Arria II GX devices also apply for this implementation. 1 The UniPHY IP core does not use Altera
Original
EP2AGX65 358p EP2AGX125 EP2AGX45 AIIGX51007-2
Abstract: UniPHY-based IP and controllers. January 2010 1.2 Corrected minor typos. December 2009 1.1 , the resynchronization clock phase for optimal timing margin. Similarly for UniPHY-based controllers , with UniPHY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1­9 Timing Paths-RLDRAM II, and QDR II and QDR II+ SRAM with UniPHY . . . . . . . . . . . . . . . . . 1­10 FPGA Timing , . . 1­26 UniPHY IP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Altera
Original
DDR3 pcb layout motherboard leveling SSTL-18 hyperlynx DDR3 "application note"
Abstract: with UniPHY MegaCore function Uses either a Arria® II GX or Stratix® IV GX device with internal , required for Gen2 operation. The reference design uses Altera's DDR3 SDRAM Controller with UniPHY MegaCore function which consists of a memory PHY (UniPHY) and controller (High Performance Controller II , SDRAM Controller with UniPHY in Stratix IV Devices chapter in the UniPHY Design Tutorials section in , UniPHY function, refer to the DDR2 and DDR3 SDRAM Controller with UniPHY User Guide in volume 3 of the Altera
Original
AN-431-1 Msi 533 Motherboard MICRON ddr3 MT41J64M16 MT41J64M16 JES79-3C MICRON ddr3 MT41J64M16 application Intel x58
Abstract: FPGAs are supported by the new UniPHY, shown in Figure 6, in the Quartus® II design software. The UniPHY has enhanced features including a lower read latency and easier sharing of resources, as well as more DIMM and rank support. In addition, the UniPHY is available as an unencrypted cleartext with a , Interface Building Blocks Using UniPHY DLL I/O Structure Stratix V FPGA PLL Re-config Calibration sequencer Memory Clock gen DQS path DQ I/O FIFO I/O block UniPHY Write path Altera
Original
tcam ternary content addressable memory 100GbE Altera Stratix V 100GBASE- interlaken network processor 100-G WP-01128-1 E/100-G
Abstract: 51.84 Mbit/s STS-1 formats. · Supports ATM-Forum mid-range PHY and PMC-Sierra UNI-PHYTM subrates at , 10000 000 Jitter Freq. (Hz) TYPICAL APPLICATION: UNI-PHY ATM TERMINAL 155.52 OR 51.84 Mbit/s NRZ , -155-LITE, and UNI-PHY are trademarks of PMC-Sierra, Inc. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC PMC-Sierra
Original
PM5346 Framer SATURN S/UNI-155-LITE PMC-930908
Showing first 20 results.