NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Samples | Ordering |
| TPS51461RGER | Texas Instruments | 3.3V to 5V Input, 6A, D-CAP+ Mode Synchronous Step-Down Converter with 2-Bit VID 24-VQFN -40 to 85 | 
|
 FREE
|
|
| TPS51461RGET | Texas Instruments | 3.3V to 5V Input, 6A, D-CAP+ Mode Synchronous Step-Down Converter with 2-Bit VID 24-VQFN -40 to 85 |
|
|
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: NUMBER TPS51461RGER TPS51461RGET PINS 24 24 OUTPUT SUPPLY Tape and reel Mini reel MINIMUM QUANTITY 3000 , measuring signals on pins of TPS51461. The PWM comparator senses where the two waveforms cross and triggers , implementation of the non-droop mode using the TPS51461. GMV = 1 mS VSLEW + RDS(on) RC CC LOUT + , SEPTEMBER 2011 www.ti.com Figure 7 shows the basic implementation of the droop mode using the TPS51461. , INFORMATION Orderable Device TPS51461RGER TPS51461RGET Status (1) Package Type Package Drawing VQFN VQFN ... | Original |
33 pages, |
TPS51461 TPS51461 abstract |
|
|||
| Abstract: NUMBER TPS51461RGER TPS51461RGET PINS 24 24 OUTPUT SUPPLY Tape and reel Mini reel MINIMUM QUANTITY 3000 , measuring signals on pins of TPS51461. The PWM comparator senses where the two waveforms cross and triggers , implementation of the non-droop mode using the TPS51461. GMV = 1 mS VSLEW + RDS(on) RC CC LOUT + , SEPTEMBER 2011 www.ti.com Figure 7 shows the basic implementation of the droop mode using the TPS51461. , INFORMATION Orderable Device TPS51461RGER TPS51461RGET Status (1) Package Type Package Drawing VQFN VQFN ... | Original |
33 pages, |
TPS51461 TPS51461 abstract |
|
|||
| Abstract: QFN (RGE) TPS51461RGER 24 Tape and reel 3000 TPS51461RGET 24 Mini reel 250 , VCS is not directly accessible by measuring signals on pins of TPS51461. The PWM comparator senses , Figure 4 shows the basic implementation of the non-droop mode using the TPS51461. GMV = 1 mS VSLEW , the TPS51461. GMV = 1 mS VSLEW RDROOP + + RDS(on) LOUT + GMC= 1 mS Driver , TPS51461 www.ti.com SLUSAD9 DECEMBER 2010 3.3-V/5-V Input, 6-A, D-CAP+TM Mode Synchronous ... | Original |
31 pages, |
MPCG0740LR42C smps 5kw 5kw smps TPS51461 TPS51461 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| OrCAD Windows Library Transient Mo Display Form Part Reference Value FLOAT VTHRESH DELAY Transient Model VREF VBST MODE COMP SLEW VOUT www.datasheetarchive.com/download/74486559-919672ZC/slum197.zip (TPS51461_TRANS.OLB) |
Texas Instruments | 09/08/2011 | 66.56 Kb | ZIP | slum197.zip |
| (ExpressProject "TPS51461_TRANS" (ProjectVersion "19981106") (ProjectType "Analog or A/D Mixed Mode") (Folder "Design Resources" (Folder "Library" (File ".\tps51461_trans.olb" (Type "Schematic Library") (NoModify) (File "tps51461_trans.dsn" (Type "Schematic Resources" (Folder "Simulation Profiles" (ActiveProfile ".\< ") (File.PSpice.{09528990-3187-11D2-BC7B-00A0C90CBF91 09528990-3187-11D2-BC7B-00A0C90CBF91 09528990-3187-11D2-BC7B-00A0C90CBF91 09528990-3187-11D2-BC7B-00A0C90CBF91} ".\tps51461_trans www.datasheetarchive.com/download/74486559-919672ZC/slum197.zip (TPS51461_TRANS.opj) |
Texas Instruments | 09/08/2011 | 66.56 Kb | ZIP | slum197.zip |
| VOUT VBST MODEC Title Size Document Number Transient Model VREF VBST MODE COMP SLEW VOUT VPWL VPWL CESR IPULSE SRNANDLATCHSHP INVERTER GTABLE LDCR DELAY VPWL VPWL VPWL CESR IPULSE SRNANDLATCHSHP INVERTER GTABLE LDCR DELAY VBST MODE VOUT MODE VBST VOUT VPWL VPWL VPWL VPWL Rout VPWL TPS51461 TRANSIENT SIMULATION cickqk cecsus kiksqs suskqk kecsus NOTES: TPS51461 EVM users guide 1. The model is encrypted and runs only in PSPICE version 15.7 and above. 2. The testbench has been configured for VIN= 5V, VOUT = 0 www.datasheetarchive.com/download/74486559-919672ZC/slum197.zip (TPS51461_TRANS.DSN) |
Texas Instruments | 09/08/2011 | 66.56 Kb | ZIP | slum197.zip |
| @OrCAD Simulation Server Version: 1.0 @Settings: 0 1 @General: ProfileName= "trans" ProfileFile= "trans.sim" Connectivity= "Startup_tb.net" NetlistFile= "trans.cir" DataFile= "trans.dat" OutFile= "trans.out" Notes= @#$BEGINNOTES @#$ENDNOTES @End General @Analysis: 0 1 +0 0 0 0 +0 ".75m" +1 "" +2 "0" +3 "" +4 "" +5 "" +6 "" @End Analysis @Analysis: 1 0 +2 0 0 +0 "" +1 "" +2 "" +3 "" +4 "" +5 "" @End Analysis @Analysis: 2 0 +0 0 +0 "" +1 "" www.datasheetarchive.com/download/74486559-919672ZC/slum197.zip (trans.sim) |
Texas Instruments | 09/08/2011 | 66.56 Kb | ZIP | slum197.zip |
| [DISPLAYS] BEGIN DISPLAY LAST SESSION ANALYSIS TRANSIENT_ANALYSIS SYMBOL ALWAYS TRACECOLORSCHEME NORMAL BEGIN ANAPLOT 1 ACTIVE XBASE BEGIN XAXIS XAXISUSERNAME 0 (null) RANGEFLAG AUTO TYPE LINEAR UNIT s BEGIN GRIDS AUTOMATIC MAJORNUMBERS MAJORSTYLE NONE MINORSTYLE NONE END GRIDS END XAXIS BEGIN YAXIS 1 YAXISSIDE LEFT ACTIVE RANGEFLAG AUTO TYPE LINEAR UNIT A BEGIN GRIDS AUTOMATIC MAJORNUMBERS MAJORSTYLE LINES MAJORPATTERN SOLID MINORSTYLE LINES MINORPATTERN DOT END www.datasheetarchive.com/download/74486559-919672ZC/slum197.zip (trans.prb) |
Texas Instruments | 09/08/2011 | 66.56 Kb | ZIP | slum197.zip |
| _PSPICE_TRANS\TPS51206 TPS51206 TPS51206 TPS51206.OLB") (DeviceIndex "0") (TPS51461_TRANS (FullPartName "TPS51461_TRANS.Normal") (LibraryName " ") (DeviceIndex "0") (TPS51317 TPS51317 TPS51317 TPS51317 www.datasheetarchive.com/download/62302804-922811ZC/tps51206_pspice_transient_model.zip (TPS51206.opj) |
Texas Instruments | 11/08/2011 | 56.13 Kb | ZIP | tps51206_pspice_transient_model.zip |
| _PSPICE_TRANS\TPS51462 TPS51462 TPS51462 TPS51462.OLB") (DeviceIndex "0") (TPS51461_TRANS (FullPartName "TPS51461_TRANS.Normal") (LibraryName " ") (DeviceIndex "0") (TPS51317 TPS51317 TPS51317 TPS51317 www.datasheetarchive.com/download/99695158-919727ZC/slum253.zip (TPS51462.opj) |
Texas Instruments | 06/01/2012 | 67.31 Kb | ZIP | slum253.zip |
| :\ ") (DeviceIndex "0") (TPS51461_TRANS (FullPartName "TPS51461_TRANS.Normal") (LibraryName " ") (DeviceIndex "0") (TPS www.datasheetarchive.com/download/2250749-919762ZC/slum288.zip (TPS51463_TRANS.opj) |
Texas Instruments | 13/03/2012 | 60.04 Kb | ZIP | slum288.zip |
| MODE VOUT VBST Title Size Document Number Transient Model VREF VBST MODE COMP SLEW VOUT VPWL VPWL CESR IPULSE SRNANDLATCHSHP INVERTER GTABLE LDCR DELAY VPWL VPWL VPWL CESR IPULSE SRNANDLATCHSHP INVERTER GTABLE LDCR DELAY VBST MODE VOUT MODE VBST VOUT VPWL VPWL VPWL VPWL Rout VPWL TPS51462 TPS51462 TPS51462 TPS51462 TRANSIENT SIMULATION cickqk cecsus kiksqs suskqk kecsus NOTES: TPS51461 EVM users guide 1. The model is encrypted and runs only in PSPICE version 15.7 and above. 2. The testbench has been configured for VIN= 5V, VOUT = 0 www.datasheetarchive.com/download/99695158-919727ZC/slum253.zip (TPS51462.DSN) |
Texas Instruments | 06/01/2012 | 67.31 Kb | ZIP | slum253.zip |
| *$ENCRYPTED_LIB *$INTERFACE * PSpice Model Editor - Version 16.0.0 *$ * TPS51461 * * * Released by: Analog eLab Design Center, Texas Instruments Inc. * Part: TPS51461 * Date: 07 . * * .SUBCKT TPS51461_TRANS VREF VID0 VID1 VIN1 VIN2 VIN3 EN VBST SW1 SW2 SW3 SW4 + SW5 MODE PGND1 PGND2 PGND3 $CDNENCFINISH .ENDS *$ .subckt TPS51461_TRANS_S20 1 2 3 4 $CDNENCSTART eee8c5c7a2bc4b01f045f303678664e .ends TPS51461_TRANS_S20 *$ .subckt TPS51461_TRANS_S12 1 2 3 4 $CDNENCSTART eee8c5c7a2bc4b01f045f www.datasheetarchive.com/download/74486559-919672ZC/slum197.zip (tps51461_trans.lib) |
Texas Instruments | 09/08/2011 | 66.56 Kb | ZIP | slum197.zip |