TDA8102B DIP20 8102B-01 8102B-02 8102B-03 V15PP V13PP V18PP 8102B-04 8102B-05

H/V PROCESSOR FOR TTL V.D.U . . . . . . . . HORIZONTAL SECTION SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED

TDA8102B TDA8102B H/V PROCESSOR FOR TTL V.D.U . . . . . . . . HORIZONTAL SECTION SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME OSCILLATOR : FREQUENCY RANGE FROM 15kHz to 100kHz HORIZONTAL OUTPUT PULSE SHAPER AND SHIFTER PHASE COMPARATOR BETWEEN SYNCHRO AND OSCILLATOR (PLL1) PHASE COMPARATOR BETWEEN FLYBACK AND OSCILLATOR (PLL2) INTERNAL VOLTAGE REGULATOR DC COMPATIBLE CONTROLS FOR PHASE AND FREQUENCY . . . . . . . VERTICAL SECTION SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME OSCILLATOR : FREQUENCY RANGE FROM 30Hz to 120Hz RAMP GENERATOR WITH VARIABLE GAIN STAGE VERTICAL RAMP VOLTAGE REFERENCE INTERNAL VOLTAGE REGULATOR DC COMPATIBLE CONTROLS FOR FREQUENCY, AMPLITUDE AND LINEARITY DIP20 DIP20 (Plastic Package) ORDER CODE : TDA8102B TDA8102B PIN CONNECTIONS Substrate Ground 11 10 Horizontal Phase Adjust Vertical Frequency Preset 12 9 Phase Comparator 2 Output C13 13 8 Horizontal Flyback Input Vertical TTL Input 14 7 Horizontal Output Vertical Ramp Output 15 6 Horizontal Power Ground Vertical Amplitude Adjust 16 5 C5 Vertical Linearity Adjust 17 4 Horizontal TTL Input Linearity Output 18 3 Phase Comparator 1 Output Vertical Reference Voltage 19 2 C2 20 1 R1 The TDA8102B TDA8102B is a monolithic integrated circuit for horizontal and vertical sync processing in monochrome and color video displays driven by input TTL compatible signals. The TDA8102B TDA8102B is supplied in a 20 pin dual in line package with pin 11 connected to ground and used for heatsinking. December 1992 VS 8102B-01 8102B-01.EPS DESCRIPTION 1/7 2/7 8102B-02 8102B-02.EPS C5 HORIZONTAL SYNC. INPUT + 5V VS R4 7 5 4 6 3 C3 R3 HOR. PULSE SHAPER HORIZONTAL TTL INTERFACE PHASE COMPARATOR 1 10 DC HORIZONTAL PHASE ADJUSTEMENT C1 R2 C9 DC FREQUENCY ADJUSTEMENT C2 2 9 R8 HORIZONTAL FLYBACK INPUT 8 PHASE COMPARATOR 2 R 14 + 5V VERTICAL SYNC. INPUT 14 VERTICAL TTL INTERFACE LOW SUPPLY VOLTAGE PROTECTION HORIZONTAL OSCILLATOR 1 R1 VS 11 18 DC VERTICAL LINEARITY ADJUSTEMENT 17 VERTICAL OSCILLATOR VOLTAGE REGULATOR 20 12 13 16 15 19 C 18 R 18 C 13 DC FREQUENCY PRESET R 12 DC VERTICAL AMPLITUDE ADJUSTEMENT VREF TDA8102B TDA8102B BLOCK DIAGRAM TDA8102B TDA8102B ABSOLUTE MAXIMUM RATINGS I15 I19 PTOT TSTG , TJ Parameter Value 18 + VS 2 mA mA 1.4 1.5 - 40, +150 Output Sinking Peak Current (Pin 7 ; t < 3µs) Output current (Pin 15) Output Current (Pin 19) Total Power Dissipation Tamb < 70oC o Tpin < 90 C Storage and Junction Temperature Unit V V A - 10 - 10 Supply Voltage Sync Input Peak Voltage W W o C 8102B-01 8102B-01.TBL Symbol VS VSYNC IOH Symbol RTH(J-C) RTH(J-A) Parameter Junction-case Thermal Resistance Junction-ambient Thermal Resistance Value 40 55 Unit C/W o C/W o 8102B-02 8102B-02.TBL THERMAL DATA ELECTRICAL CHARACTERISTICS (TAMB = 25oC, VS = 12V, refer to the test circuits, unless otherwise specified) Symbol Parameter Test conditions Min. Typ. Max. Unit 10.5 12 50 3.5 15.5 70 3.8 4 3.04 V mA V mA VPP 3.2 HORIZONTAL SECTION Supply voltage range Supply current Voltage reference at Pin 1 Current at Pin 1 Voltage swing at Pin 2 Free running frequency constant V3 - V1 Control voltage range I3 I1 = 0.5mA 3.2 -1 fo = 1/(K0 x R1 x C2) 2.8 (See technical note 1) 2.5 3 Peak control current K3 Gain phase comparator 1 K3 = 2 x I3 /360 V4 Sync threshold input (neg. edge) I4 Current at Pin 4 T4 Monostable threshold Internal pulse width t5 = C5 x V5 /I5 Output pulse duration (low) - T = 1/fH t7 V7 sat tD VFLY IFLY Output Saturation Voltage Permissible delay between output pulse leading edge and flyback pulse leading edge 1 (for keeping a constant duty cycle) ; T = fH Flyback threshold voltage at Pin 8 Flyback input current at Pin 8 V8 Clamp voltage at Pin 8 I8 Current for switching low the output pulse mA 16.6 Sync high Sync low Input high Input low Input pulse duration T = 1/fH V5 t5 V 2 8 0.8 10 - 10 1 5.7 C5 = 220 pF (see technical note 2) @ fH = 27 kHz @ fH = 100 kHz 6.3 0.33T 0.25T I7 = 600 mA See technical note 4 Flyback On Flyback Off I8 = 1mA I8 = - 1mA 0.9T 6 3.6 1.2 2.5 0.30 T - t FLY 0.6 0.6 -1 0.6 0.7 0.7 0.9 2 - 0.6 2 µA degree V V µA µA µs V µs µs µs V s V mA mA V V mA 8102B-03 8102B-03.TBL VS IS V1 I1 V2 K0 3/7 TDA8102B TDA8102B ELECTRICAL CHARACTERISTICS (TAMB = 25oC, VS = 12V, refer to the test circuits, unless otherwise specified) Symbol Parameter Test conditions Min. Typ. Max. Unit 4.5 30 + 45 degree V V degree V degree 150 ppm 2000 ppm V 3.8 V 22 VPP µs HORIZONTAL SECTION K9 Phase sensitivity at Pin 9 (See technical note 3) V10 K10 Control voltage range Phase control sensitivity at Pin 10 67.5 0.5 20 Horizontal phase adjustment Zero degree phase: flyback centered on the center of the pulse at Pin 5 K1 K1 Phase jitter constant (jitter = K2 Frequency drift versus supply voltage dF . 106 K2 = dV . fH 6 10 . fH 22.5 - 45 ) 100 VS = 10.5V to 15.5V VERTICAL SECTION V12 I13 I12 Voltage reference at Pin 12 3.2 V13 tFALL Vertical ramp amplitude Discharge time at Pin 13 K14 Synchro window constant ts = V14 Sync input threshold (negative edge) I14 Current at Pin 14 Current gain at Pin 13 1 (See technical note 6) Sync high Sync Low q Input high q Input Low q q 1 Input pulse duration T = Average value of voltage on Pin 15 II15 I K15 Output current at Pin 15 Buffer gain constant at Pin 15 V15PP V15PP = K15 . V13PP V13PP K16 Buffer variable gain constant at Pin 15 V15PP V15PP K16 = V16 . V13PP V13PP Input bias current at Pin 16 V16 = 0.5V I17 Input bias current at Pin 17 2 8 0.8 10 0.5T 10 fV V V µA µA µs - 10 2.5V < V16 < 4.5V 0.5V < V16 < 2.5V I16 0.333 V13 = 4VPP V16 = 2.5V 4 V16 = 2.5V V 1 1 0.1 50 3 V13PP V13PP = 4V, 1.5V < V17 < 4.5V µA 1 Average voltage at Pin 18 :V18 = 2 + K18 Linearity correction constant K18 = V19 Voltage reference at Pin 19 Current at Pin 19 (See technical note 5) Frequency drift versus supply voltage dF . 106 K17 = dV . fV VS = 10.5V to 15.5V V18PP V18PP V17 -1 µA V17 = 3.5V R18 not connected V18 2 V - 50 V17 = 4.5V V18PP V18PP mA 7.6 8 V 8.2 2 V mA 4500 ppm V 8102B-04 8102B-04.TBL K14 fV V15 4/7 4 10 C18 = 0.22 µF V13 = 4VPP t14 I19 K17 3.5 TDA8102B TDA8102B Technical Note 1 8102B-03 8102B-03.EPS Technical Note 3 K9 = 67.5 degrees/volt represents the slope of the oscillator charging period of the waveform at Pin 2: 360 x 0.75 degree K9 = V 4 fH (nom) = 26.8 kHz R1 = 6.8k R2 = 56 k C2 = 1.8 nF fpull-in = fH (nom) V3 - V1 / R2 If = fH (nom) V1 / R1 Io (A) where: V1 = 3.5V and V3 - V1 is the control voltage range. The voltage at Pin 3 is limited by two clamping diodes at the voltage V3H and V3L. When the PLL1 is synchronized and perfectly tuned, V3 = V1. Remark: The value of C2 influences the horizontal oscillator free running frequency; it doesn't effect the pull-in range. If the horizontal frequency is changed by using R1, the pull-in range changes accordingly with the formula (A). Technical Note 4 The second PLL can recover the storage of horizontal output stage maintaining a constant duty cycle till the trailing edge of the output pulse gets the trailing edge of the flyback pulse. From this point on, only the leading edge of the output pulse will be shifted covering a total phase shift of: 0.30T; overcoming this value, it will produce a notch in the output pulse (@ fH = 27kHz). Technical Note 5 The voltage reference at Pin 19 can be used to polarize the DC operating point of the vertical booster. This voltage corresponds to the double of the mean value voltage of the vertical sawtooth at Pin 13. Technical Note 6 8102B-04 8102B-04.EPS Technical Note 2 The internal pulse "t5", is generated by the current generator "I5" chargingthe external capacitor"C5", according with the formula (B): C5 . V5 TH is recommended. (B), t5 = t5 = I5 12 5/7 TDA8102B TDA8102B 8102B-05 8102B-05.EPS APPLICATION DIAGRAM (with TDA8172 TDA8172) 6/7 TDA8102B TDA8102B I b1 L a1 PACKAGE MECHANICAL DATA 20 PINS - PLASTIC DIP B b e E Z Z e3 D 11 1 10 a1 B b b1 D E e e3 F i L Z Min. 0.254 1.39 Millimeters Typ. Max. 1.65 Min. 0.010 0.055 0.45 0.25 Inches Typ. Max. 0.065 0.018 0.010 25.4 8.5 2.54 22.86 1.000 0.335 0.100 0.900 7.1 3.93 3.3 0.280 0.155 DIP20 DIP20.TBL Dimensions PM-DIP20 PM-DIP20.EPS F 20 0.130 1.34 0.053 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. © 1994 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system conforms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. 7/7