500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
QLX4270RIQT7 Intersil Corporation DisplayPort Lane Extender; QFN46; Temp Range: 0° to 70° visit Intersil Buy
ISL36411DRZ-T7 Intersil Corporation Quad Lane Extender; QFN46; Temp Range: 0° to 70° visit Intersil Buy
QLX4300SIQSR Intersil Corporation Quad Lane Extender; QFN46; Temp Range: 0° to 70° visit Intersil Buy
QLX4270RIQSR Intersil Corporation DisplayPort Lane Extender; QFN46; Temp Range: 0° to 70° visit Intersil Buy
ISL35111DRZ-TS Intersil Corporation 11.1Gb/s Driver; QFN16; Temp Range: 0° to 70° visit Intersil Buy
ISL35411DRZ-TS Intersil Corporation Quad Driver; QFN46; Temp Range: 0° to 70° visit Intersil Buy

Sun UltraSparc T1

Catalog Datasheet MFG & Type PDF Document Tags

Sun UltraSparc T1

Abstract: ULTRASPARC-III the UltraSPARC IIi, while using PC-class, PCI-based mother boards and components. In addition, Sun , traditional processors. Software Support The UltraSPARC IIi processor supports Sun's popular SolarisTM , Solution The UltraSPARC i-Series family consists of processors at 270, 300, and 333MHz and modules at , system performance and features the award-winning UltraSPARC processor in a single-chip system solution. The UltraSPARC IIi processor incorporates a CPU, PCI bus interface, and memory controller to deliver
Sun Microsystems
Original

UltraSPARC ii

Abstract: Sun UltraSparc T1 unidirectional (output only) pins on UltraSPARC-1 connected directly to system. Sun Microsystems, Inc 15 , ^ Business SPA R C Technology M ay 1995 UltraSPARC-1 DATA SHEET In t r o d u c t io n , o n e n t O v e r v i e w In a single chip implementation, the UltraSPARC-1 processor integrates , dynamic branch prediction scheme is implemented in Sun Microsystems, Inc 2 Prelim inary , units in the FPU allows UltraSPARC-1 to issue and execute two float ing-point instructions per cycle
-
OCR Scan

Z2 150 1AK

Abstract: Sun UltraSparc T2 UltraSPARC-4 module, is present and is used to man age duplicate tags, for efficient data sharing. Sun , . There are five unidirectional (output only) pins on UltraSPARC-! connected directly to system. Sun , Introduction High-Performance 64 Bit RISC Processor The STP1030, UltraSPARC-!, is a high-performance , ) UltraSPARC-! Bus F ig u r e 1. F u n c tio n a l B lo ck D iagram U l t r a S P A R C -I C o m p o n e n t O v e r v i e w In a single chip implementation, the UltraSPARC-! processor integrates the
-
OCR Scan
Z2 150 1AK Sun UltraSparc T2 UltraSPARC ii AJ17A

Sun UltraSparc T2

Abstract: Sun UltraSparc T1 . Sun Microsystems, Inc 16 Prelim in ary Revision OS - UltraSPARC-4Data Buffer (UDB) STP II W , Prel i m i na r y SPA RC T echrdogy Business STP1080 May 1995 UltraSPARC-1 Data Buffer (U DB) DATA SHEET Introduction The UltraSPARC^ Data Buffer(UDB) consists of two chips that connect UltraSPARC-! and its E-eache to a 144bit data bus. Data Buffer chips move data between the E-eache and , · · · · · Isolates the processor from the system bus Interface to the UltraSPARC-1 Bus Operates at
-
OCR Scan
Sun UltraSparc T1 sparc v8 spitfire Sun UltraSparc II 1EEE1149

UltraSPARC IIIi

Abstract: UltraSPARC iie ) External ` Cache RAM Memory Interface Unit (MIU) UltraSPARC- I Bu £ Figure 1. F unctional Block , this bus. (3.3V, UPA)"1 Bidirectional radial UltraSPARC-1 Bus signal betw een UltraSPARC-1 and the system. Driven by UltraSPARC-1 to initiate SYSADR transactions to the system. Driven by the sys tem to initiate Coherency, Interrupt or Slave transactions to UltraSPARC-1. Synchronous to the system clock. (3.3 V, UPA) UltraSPARC-1 system address bus arbitration request from up to 3 other UltraSPARC-1 bus
-
OCR Scan
UltraSPARC IIIi UltraSPARC iie AF5A ultrasparc STP1030A P1030A

instruction set Sun SPARC T3

Abstract: Sun UltraSparc T2 STP1031 Sun Microelectronics July 1997 UltraSPARCâ"¢-!! DATA SHEET Second Generation SPARC , second generation of UltraSPARC pipeline-based products. In addition to using a new process technology , External ' Cache RAM Sun icroelectronics July 1997 This Material Copyrighted By Its Respective , Sun Microelectronics 3 This Material Copyrighted By Its Respective Manufacturer STP1031 , Timing Considerations Section on page 21 for more detail.) Sun icroelectronics July 1997 This
-
OCR Scan
STP1031LGA instruction set Sun SPARC T3 instruction set Sun SPARC T5 Sun UltraSparc SUN MICROELECTRONICS SPARC v9 architecture BLOCK DIAGRAM 787-P

AE21 ARRAY DIODE

Abstract: AAD20 the primary connection on an UltraSPARC CPU board between the UPA System Bus (including UltraSPARC , master and slave port connection to the high-speed UltraSPARC UPA Interconnect Architecture. The UPA is , busses. · A "Mondo-Vector" Dispatch Unit, or MDU, for delivering Interrupt requests to UltraSparc CPU , U2P in a PCI UltraSPARC system. U2P connects to the System Controller chip and other UPA ports via , UPA is UltraSPARC's packet switched main system bus. In an UltraSPARC system, the UPA can operate up
Sun Microelectronics
Original
STP2223BGA AE21 ARRAY DIODE AAD20 ac10 stc

in138

Abstract: SPARC v9 architecture BLOCK DIAGRAM S un M icro electro nics July 1997 UltraSPARC TM -!! CPU Module DATA SHEET D e s c r ip t , module. It interfaces to the UltraSPARC Port Architecture (UPA) interconnect bus. The module consists of , package requires the use of a 787 pin high speed socket. (Sun part Number 190-1398-01, UltraSPARC-II , i c s July 1997 UltraSPARC*-II CPU Module Complete 296 MHz CPU, 2.0 MB E-Cache, UDB-II {P , GND U P A ^ D A T A i1 0 3 ] UFA,DATA{101] UPA._DATA(99] URft_DATA(97] UR
-
OCR Scan
in138 cpu lga MC100LVE210 296MH H-261 STP5211 STP5212UPA-300 100MH

diode marking code e26

Abstract: PIN DIAGRAM of IC AD 524 The U2P * chip is the primary connection on an UltraSPARC CPU board between the UPA System Bus (including UltraSPARC Processors and Memory) and a PCI based I/O Subsystem. Its major functions are UPA port , . UPA to PCI Interface Features · Full master and slave port connection to the high-speed UltraSPARC , requests to UltraSparc CPU modules, including support for PCI interrupts from up to six total slots, as , possible configuration of U2P in a PCI UltraSPARC system. U2P connects to the System Controller chip and
-
OCR Scan
diode marking code e26 PIN DIAGRAM of IC AD 524 M-1298B5
Abstract: UDB-I is a data buffer device used in UltraSPARC-1 system s to connect the CPU and its external SRAM , volt CM OS device. It is an integral part of an UltraSPARC-1 CPU system. In CPU m odule based system s , data delivery to UltraSPARC-1 on a Correctable or Uncorrectable Error. Uncorrectable errors will have , happen. If an ECC error is detected, bad parity is generated for outgoing data to UltraSPARC-1 a n d /o , until UltraSPARC-1 pulls them out. UDB has the "rea l" interrupt registers that are visible to software -
OCR Scan
STP1080A STP1080BGA 256-P

ultrasparc

Abstract: UltraSPARC " -!! Data Buffer (UDB-II) DATA SHEET D e s c r ip t io n The UltraSPARC-II Data , . UDB-II Block Diagram July 1997 S un M icroelectronics 253 UltraSPARC"-11 Data Buffer , from the UltraSPARC-II to the UPA, while the other holds data going from the UPA to the UltraSPARC , UltraSPARC"-!! Data Buffer (UDB-II) Companion Device for 250/300 MHz UltraSPARC-!! Systems Error , UltraSPARC'-IJ Data Buffer (UDB-JI) Companion Device for 250/300 MHz UltraSPARC-11 Systems TABLE 1: ECC Status
-
OCR Scan
STP1081ABGA SYSDATAJ59 SYSDATAI32 OOOOOOOO60 1V11V SPARC-11

UltraSPARC ii

Abstract: Sun UltraSparc T1 HighrPer)ormance, 250 MHz, 64-Bit RISC P rocessor Data S he e t F e b ru a ry 1997 STP1031 Sun , in the same group. UltraSPARC-II is part of a second generation of UltraSPARC pipeline-based products , developers. At the same time, it provides software compatibility with existing UltraSPARC-1 based systems , (BGA) · Power Managem ent · Multiple Clocking Modes - UltraSPARC ! C om patible · Multiple Outstanding , single chip implementation, UltraSPARC- II integrates the following components (see Figure D
-
OCR Scan
g31 m7 te

UltraSPARC ii

Abstract: icroelectronics S T P 10 8 1 O c to b e r 1996 UltraSPARC -II Data Buffer (UDB-II) DATA SHEET D e s c r , design Isolates th 9 procQssor from th 9 syslQm bus Interface to the UltraSPARC-11 bus O , hile the other holds d ata going from the U PA to the UltraSPARC. S 6 un M icroelectronics , coherency, by using cache flushes and com pare-and-sw ap. D ata is protected on th e UltraSPARC side u sin g , SUN. Tl has agreed to accept the updated IO specifications. Register to Register Timing
-
OCR Scan
STP1081

UltraSPARC-IIIi

Abstract: NVRAM for Sun UltraSparc IIi required by the UltraSPARC IIi CPU. May 1999 Sun Microsystems, Inc 23 SME1430LGA , UltraSPARC price-performance levels to a broad range of embedded and desktop designs. This CPU-Bridge , "Sapphire Red" are Sun internal names. Use marketing part numbers for orders and enquiries. 2. The 360 MHz , enables speed-up of I/O operations. 2 Sun Microsystems, Inc May 1999 UltraSPARCTM-IIi CPU , support The UltraSPARC-IIi processor supports Sun's popular Solaris operating system and is
Sun Microsystems
Original
SME1430LGA-360 SME1430LGA-440 SME1430LGA-480 SME2411 UltraSPARC-IIIi NVRAM for Sun UltraSparc IIi UltraSPARC-III STP2003QFP 4900 H02 gigabyte MOTHERBOARD CIRCUIT diagram SME1040
Abstract: PCI Interface D e s c r ip t io n The U2P * chip is the prim ary connection on an UltraSPARC CPU board betw een the UPA System Bus (including UltraSPARC Processors and Memory) and a PCI based 1 /O , to the high-speed UltraSPARC UPA Interconnect Architecture. The UPA is a split ad dress/d ata , UltraSparc CPU m odules, including support for PCI interrupts from up to six total slots, as w ell as , U2P in a PCI UltraSPARC system. U2P connects to the System Controller chip and other UPA ports via -
OCR Scan
2223B

PSA B20 0110

Abstract: UltraSPARC ii . Clocks, Reset, etc. Observability. JTAG, etc. Figure 3. Main UltraSPARC-41 Interfaces Cache Coherence , 219 UltraSPARC" -Il Second Generation SPARC v9 64-Bit Microprocessor With VIS · Shared Clean (S , Store hit, atomic hit to Shared Clean line i) A Shared Clean line is victimized by UltraSPARC. I-Cache , other interrupters. July 1997 S un M icroelectronics 223 UltraSPARC""-11 Second , d eliver a 64 byte interrupt packet to the destination (see A S I Registers definition in UltraSPARC
-
OCR Scan
PSA B20 0110

UltraSPARC-III

Abstract: specification refer to PCI Local Bus Specification Revision 2.1, June 1 , 1995. 335 UltraSPARC*-IIi APB , APB. Benefits of UltraSPARC-lli with the Advanced PCI Bridge Used with UltraSPARC-11/', APB , 's ability to accept 5 V secondary bus devices allows 5 V commodity devices to be used with UltraSPARC-11/. , icroelectronics UltraSPARC" -Hi APB Advanced PCI Bridge, 66-MHz-Primary-to-33-MHz-Secondary Data Path , a Retried or Disconnected write). July 1997 Sun M ic ro elec tro n ics 343 U
-
OCR Scan
66-MH SPARC-11/

STP2003QFP

Abstract: Sun SME1040 &Sun microsystems SME1430LG A-360 SME1430LG A-440 SME1430LG A-480 May 1999 UltraSPARCâ , to add UltraSPARC price-performance levels to a broad range of embedded and desktop designs. This , ) 1. "Sabre" and "Sapphire Red" are Sun internal names. Use marketing part numbers "for orders and , . 2 Sun Microsystems, Ine May 1999 This Material Copyrighted By Its Respective Manufacturer , support The UltraSPARC-Hi processor supports Sun's popular Solaris operating system and is
-
OCR Scan
Sun SME1040 e12 wo EDATA-58 EDATA-61 EDATA-14 EDATA-18 EDATA-20 EDATA-25
Abstract: Controller STP2024QFP CPU Module UltraSPARC Module STP5110 DTAG Dual Tag Synchronous SRAM , Slave System I/O Controller STP2001QFP UDB UltraSPARC-1 Data Buffer STP1080BGA STP1030BGA UltraSPARC-1 High Performance 64-Bit RISC Processor U2S UPA-to-SBus Interface STP2220BGA XB1 , Typical System Configuration) typically interface with the DSC as follows: UltraSPARC M odules (STP5110 , the â'DSC Userâ'™s Manualâ'. These registers are accessed through the EBus. Sun M ic ro e le -
OCR Scan
STP2202ABGA STP2202BGA 128MB PINA02Y BOZ24Y BOZ24L

cmd1011

Abstract: STP2024QFP Audio Controller UltraSPARC Module Dual Tag Synchronous SRAM 2nd Level High Speed Data and Tag Cache , ) typically interface with the DSC as follows: UltraSPARC Modules (STP5110) The processors are essentially , registers of the DSC. 2 Sun Microsystems, Inc June 1998 DSC Dual Processor System Controller , could replace the U2S and SlavIO, respectively, if the system utilizes PCI buses. June 1998 Sun , 8 Serial Port, Mouse, Floppy Figure 1. Typical System Configuration 4 Sun Microsystems
Sun Microsystems
Original
cmd1011 sun sparc pinout
Showing first 20 results.