NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
SPT7722 SPT7721 AN7722 EB7721/22 AN7721/22 SPT7722SIT - Datasheet Archive
8-BIT, 250 MSPS ADC WITH DEMUXED OUTPUTS PRELIMINARY INFORMATION NOVEMBER 8, 2001 FEATURES APPLICATIONS · ·
SPT7722 SPT7722 8-BIT, 250 MSPS ADC WITH DEMUXED OUTPUTS PRELIMINARY INFORMATION NOVEMBER 8, 2001 FEATURES APPLICATIONS · · · · · · · TTL/CMOS/PECL compatible High conversion rate: 250 MSPS Single +5 V power supply Very low power dissipation: 450 mW 350 MHz full power bandwidth Power-down mode +3.0 V/+5.0 V (LVCMOS) digital output logic compatibility · Demuxed output ports · · · · · GENERAL DESCRIPTION chip for the single-ended input mode to minimize external components. The SPT7722 SPT7722 is a high-speed, 8-bit analog-to-digital converter implemented in an advanced BiCMOS process. It is a performance-enhanced version of the SPT7721 SPT7721, offering better linearity and dynamic performance with slightly higher power. An advanced folding and interpolating architecture provides both a high conversion rate and very low power dissipation of only 450 mW. The analog inputs can be operated in either single-ended or differential input mode. A 2.5 V common mode reference is provided on AGND DGND The SPT7722 SPT7722 digital outputs are demuxed (double-wide) with both dual-channel and single-channel selectable output modes. Demuxed mode supports either parallel aligned or interleaved data output. The output logic is both +3.0 V and +5.0 V compatible. The SPT7722 SPT7722 is available in a 44-lead TQFP surface mount package over the industrial temperature range of 40 to +85 °C. AVCC OVDD Data Output Latches BLOCK DIAGRAM RGB video processing Digital communications High-speed instrumentation Digital sampling oscilloscopes (DSO) Projection display systems 8-Bit 250 MSPS ADC VIN+ VIN CLK CLK Common Mode Voltage Reference Data Output Mode Control DA0DA7 DB0DB7 DCLKOUT DCLKOUT 2 +2.5 V VCM PD CLK CLK 2 Reset DMODE1,2 & Reset ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C Supply Voltages AVCC . +6 V OVDD . +6 V Temperatures Operating Temperature . 40 to +85 °C Storage Temperature . 65 to +125 °C Input Voltages Analog Inputs . 0.5 V to VCC +0.5 V Digital Inputs . 0.5 V to VCC +0.5 V Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for nominal applied conditions in typical applications. ELECTRICAL SPECIFICATIONS TA = TMIN to TMAX, AVCC = +5.0 V, OVDD = +5.0 V, CLK = 250 MHz, unless otherwise specified. PARAMETERS TEST CONDITIONS TEST LEVEL MIN Resolution DC Performance Differential Linearity Error (DLE) Integral Linearity Error (ILE) Best Fit No Missing Codes @250 MSPS Dynamic Performance Effective Number of Bits (ENOB) IN = 70 MHz IN = 70 MHz Signal-to-Noise Ratio (SNR) IN = 70 MHz IN = 70 MHz MAX UNITS 8 ±0.4 ±0.9 ±1.2 ±1.7 Guaranteed LSB LSB LSB LSB V V V V V V V V V ±512 2.5 5 50 5 350 ±5 ±10 35 mVP-P V µA k pF MHz % mV mV/V V V V V V 250 8 21 0.5 2 MSPS ns ps/°C ns ps rms V V 2.5 2.5 Clocks Clocks V V 2.5 3.5 Clocks Clocks V V 40 to +85 °C Bits V V V V V IN=1 kHz +25 °C 40 °C to +85 °C +25 °C 40 °C to +85 °C Analog Input Input Voltage Range (with respect to VIN) Input Common Mode (VCM) Input Bias Current Input Resistance +25 °C Input Capacitance +25 °C Input Bandwidth +25 °C (3 dB of FS) Gain Error Offset Error Offset Power Supply Rejection Ratio Timing Characteristics Conversion Rate Output Delay (Clock-to-Data) (tpd1) Output Delay Tempco Aperture Delay Time (tap) Aperture Jitter Time Pipeline Delay (Latency) Single Channel Mode Demuxed Interleaved Mode Demuxed Parallel Mode Channel B Channel A CLK to DCLKOUT Delay Time Single Channel Mode (tpd2) Dual Channel Mode (tpd3) SPT7722 SPT7722 TYP 6 6 ns ns +25 °C 40 °C to +85 °C VI V 6.3 7.0 5.9 Bits Bits +25 °C 40 °C to +85 °C VI V 44 46 39 dB dB SPT7722 SPT7722 2 11/8/01 ELECTRICAL SPECIFICATIONS TA = TMIN to TMAX, AVCC = +5.0 V, OVDD = +5.0 V, CLK = 250 MHz, unless otherwise specified. PARAMETERS TEST CONDITIONS TEST LEVEL MIN SPT7722 SPT7722 TYP MAX UNITS Dynamic Performance Total Harmonic Distortion (THD) +25 °C IN = 70 MHz 40 °C to +85 °C IN = 70 MHz Signal-to-Noise and Distortion (SINAD) +25 °C IN = 70 MHz 40 °C to +85 °C IN = 70 MHz V V 47 45 dB dB V V 43 41 dB dB Power Supply Requirements AVCC Voltage (Analog Supply) OVDD Voltage (Digital Supply) AVCC Current AVCC Current Powerdown Power Dissipation with Internal Voltage Reference V V V V V 4.75 2.75 Common Mode Reference Output Voltage Voltage Tempco Output Impedance Power Supply Rejection Ratio V V V V 2.45 Clock and Reset Inputs (Differential and Single-Ended) Differential Signal Amplitude (VDIFF) Differential High Input Voltage (VIHD) Differential Low Input Voltage (VILD) Differential Common-Mode Input (VCMD) Single-Ended High Input Voltage (VIH) Single-Ended Low Input Voltage (VIL) VID = 1.5 V Input Current High (IIH) Input Current Low (IIL) VID = 1.5 V V V V V V V V V 400 1.7 0 1.8 0 100 100 Power Down and Mode Control Inputs (Single-Ended) High Input Voltage Low Input Voltage Maximum Input Current Low Maximum Input Current High