NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
SN75276 SLLS212B TIA/EIA-422-B TIA/EIA-485-A SN75176A SN75172 SN75174 SN75173 - Datasheet Archive
FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 D D D D D D D D D D D D D D D OR P
SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 D D D D D D D D D D D D D D D OR P PACKAGE (TOP VIEW) Bidirectional Transceiver With Fail-Safe Receiver Meets or Exceeds the Requirements of ITU Recommendation V.11 Electrically Compatible With ANSI Standards TIA/EIA-422-B TIA/EIA-422-B and TIA/EIA-485-A TIA/EIA-485-A Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments 3-State Driver and Receiver Outputs Individual Driver and Receiver Enables Wide Positive and Negative Input/Output Bus Voltage Ranges Driver Output Capability . . . ± 60 mA Max Thermal Shutdown Protection Driver Positive and Negative Current Limiting Receiver Input Impedance . . . 12 k Min Receiver Input Sensitivity . . . 300 mV/0 mV Operates From Single 5-V Supply Pin-to-Pin Compatible With SN75176A SN75176A R RE DE D 1 8 2 7 3 6 4 5 VCC B A GND description The SN75276 SN75276 differential bus transceiver is a monolithic, integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and is electrically compatible with ANSI Standards TIA/EIA-422-B TIA/EIA-422-B and TIA/EIA-485-A TIA/EIA-485-A, and meets ITU Recommendation V.11. The fail-safe operation ensures a known level on the circuit output under bus fault conditions. The circuit provides a high-level output under floating-line, idle-line, open-circuit, and short-circuit bus conditions (see Function Tables). The SN75276 SN75276 combines a 3-state, differential line driver and a differential input line receiver, both of which operate from a single, 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications. The driver is designed for up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k. The SN75276 SN75276 can be used in transmission line applications employing the SN75172 SN75172 and SN75174 SN75174 quadruple differential line drivers and SN75173 SN75173 and SN75175 SN75175 quadruple differential line receivers. SN75276 SN75276 is characterized for operation from 0°C to 70°C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright © 1998, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 1 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 Function Tables EACH DRIVER OUTPUTS INPUT D ENABLE DE H H H L L H L H X L Z Z A B EACH RECEIVER DIFFERENTIAL AB ENABLE RE OUTPUT R VID 0 V 0.3 V < VID < 0 V L H L ? VID 0.3 X L L H Z Open L H H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off) logic symbol DE RE D 3 2 logic diagram (positive logic) DE EN1 D EN2 1 4 1 R 1 6 7 RE A B R 3 4 2 1 2 This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. 2 POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 6 7 A B Bus SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF A AND B I/O PORTS TYPICAL OF RECEIVER OUTPUT VCC VCC VCC 85 NOM 180 k NOM R(eq) Connected on A Port Input A or B 18 k NOM 180 k NOM Connected on B Port Driver input: R(eq) = 3 k NOM Enable inputs: R(eq) = 8 k NOM R(eq) = equivalent resistor 3 k NOM Output 1.1 k NOM absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Voltage at any bus terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 V to 15 V Enable input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal. DISSIPATION RATING TABLE PACKAGE TA 25°C POWER RATING DERATING FACTOR ABOVE TA = 25°C TA = 70°C POWER RATING TA = 105°C POWER RATING D 725 mW 5.8 mW/°C 464 mW 261 mW P 1100 mW 8.8 mW/°C 704 mW 396 mW POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 3 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 recommended operating conditions MIN TYP MAX UNIT 4.75 Supply voltage, VCC 5 5.25 V 12 Voltage at any bus terminal (separately or common mode), VI or VIC mode) High-level input voltage, VIH D, DE, and RE Low-level input voltage, VIL 7 D, DE, and RE 2 Low-level Low level output current, IOL current V 0.8 60 Receiver Driver V mA 400 Driver V ± 12 Differential input voltage, VID (see Note 2) High-level High level output current, IOH current µA 60 Receiver 8 Operating free-air temperature, TA 0 70 NOTE 2: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B. 4 V POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 mA °C SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 DRIVER SECTION electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) TEST CONDITIONS PARAMETER VIK VO Input clamp voltage Output voltage |VOD1| Differential output voltage IO = 0 VOD3 Differential output voltage |VOD| Common-mode Common mode output voltage |VOC| Output current IIH IIL High-level input current 6 V 3.6 6 V 1/2 VOD1or 2§ 1.5 2.5 5 V 5 V ±0 2 0.2 V +3 1 V ±0 2 0.2 See Figure 1 V V Change in magnitude of common-mode g g output voltage¶ IO V Change in magnitude of differential output g g voltage¶ VOC UNIT 1.5 See Figure 1 RL = 54 , Differential output voltage MAX 0 1.5 RL = 100 , |VOD2| MIN TYP 1.5 II = 18 mA IO = 0 IOS ICC Low-level input current Short-circuit Short circuit output current Supply current (total package) See Note 3 RL = 54 or 100 , Output disabled, , See Note 4 See Figure 1 VO = 12 V VO = 7 V 1 0.8 mA 20 µA 400 VI = 2.4 V VI = 0.4 V µA VO = 7 V VO = 0 250 VO = VCC VO = 12 V 250 150 mA 250 Outputs enabled 42 70 Outputs disabled No load 26 35 mA The power-off measurement in ANSI Standard TIA/EIA-422-B TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. All typical values are at VCC = 5 V and TA = 25°C. § The minimum VOD2 with a 100- load is either 1/2 VOD1 or 2 V, whichever is greater. ¶ |VOD| and |VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. NOTES: 3. This applies for both power on and off; refer to TIA/EIA-485-A TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal. 4. See TIA/EIA-485-A TIA/EIA-485-A Figure 3.5, Test Termination Measurement 2. switching characteristics, VCC = 5 V, RL = 110 k, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS TYP MAX 15 22 ns 20 30 ns 85 120 ns See Figure 5 40 60 ns Output disable time from high level See Figure 4 150 250 ns Output disable time from low level See Figure 5 20 30 ns td(OD) tt(OD) Differential-output delay time tPZH tPZL Output enable time to high level See Figure 4 Output enable time to low level tPHZ tPLZ Differential-output transition time RL = 54 , POST OFFICE BOX 655303 See Figure 3 · DALLAS, TEXAS 75265 MIN UNIT 5 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 DRIVER SECTION SYMBOL EQUIVALENTS DATA-SHEET PARAMETER TIA/EIA-422-B TIA/EIA-422-B TIA/EIA-485-A TIA/EIA-485-A VO |VOD1| Voa, Vob Vo Voa, Vob Vo |VOD2| Vt (RL = 100 ) VOD3 None Vt (RL = 54 ) Vt (Test Termination Measurement 2) |VOD| ||Vt| |Vt|| ||Vt |Vt|| VOC |VOC| IOS |Vos| |Vos Vos| |Isa|, |Isb| |Vos| |Vos Vos| IO |Ixa|, |Ixb| Iia, Iib RECEIVER SECTION electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS VIT + VIT Positive-going input threshold voltage Negative-going input threshold voltage VO = 2.7 V, VO = 0.5 V, VIK Enable clamp voltage VOH High-level High level output voltage VID = 0, , See Figure 2 IOH = 400 µ , µA, VOL Low level output voltage Low-level VID = 300 mV, , See Figure 2 IOL = 8 mA, , IOZ High-impedance-state output current VO = 0.4 V to 2.4 V II Line input current Other input = 0 V, , See Note 5 IIH IIL High-level enable input current Low-level enable input current VIH = 2.7 V VIL = 0.4 V ri Input resistance VI = 12 V IOS Short-circuit output current TYP II = 18 mA ICC Supply current (total package) IO = 0.4 mA IO = 8 mA MIN 0 0.3 UNIT V V 1.5 2.7 27 V V 0 45 0.45 µA 1 0.8 mA 20 VI = 12 V VI = 7 V V ± 20 µA 100 12 µA k 15 No load MAX 85 Outputs enabled 42 55 Outputs disabled 26 35 mA mA All typical values are at VCC = 5 V, TA = 25°C. The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for negative-going input threshold voltage levels only. NOTE 5: This applies for both power on and power off. Refer to TIA/EIA-485-A TIA/EIA-485-A for exact conditions. 6 POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 RECEIVER SECTION switching characteristics, VCC = 5 V, CL = 15 pF, TA = 25°C PARAMETER TEST CONDITIONS tPLH tPHL Propagation delay time, low- to high-level output tPZH tPZL Output enable time to high level tPHZ tPLZ Output disable time from high level MIN Output enable time to low level ns 35 ns 10 20 ns 12 20 ns 20 35 ns 17 See Figure 7 Output disable time from low level 35 23 See Figure 7 MAX 21 VID = 0 to 3 V See Figure 6 V, Propagation delay time, high- to low-level output TYP UNIT 25 ns PARAMETER MEASUREMENT INFORMATION RL 2 VOD2 RL VOC 2 Figure 1. Driver VOD and VOC VID VOH +IOL VOL IOH Figure 2. Receiver VOH and VOL 3V Input Generator (see Note A) RL = 54 50 Output 0V td(OD) td(OD) Output 3V 1.5 V 1.5 V CL = 50 pF (see Note B) 50% 10% tt(OD) 90% 2.5 V 50% 10% 2.5 V tt(OD) VOLTAGE WAVEFORMS TEST CIRCUIT NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, tr 6 ns, tf 6 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 3. Driver Test Circuit and Voltage Waveforms POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 7 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 PARAMETER MEASUREMENT INFORMATION Output 3V S1 Input 1.5 V 1.5 V 0 V or 3 V Generator (see Note A) RL = 110 CL = 50 pF (see Note B) 50 0V 0.5 V tPZH VOH Output 2.3 V tPHZ TEST CIRCUIT Voff 0 V VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, tr 6 ns, tf 6 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 4. Driver Test Circuit and Voltage Waveforms 5V 3V Input RL = 110 S1 0V Output 3 V or 0 V Generator (see Note A) 1.5 V 1.5 V tPZL tPLZ CL = 50 pF (see Note B) 50 5V 0.5 V 2.3 V Output VOL VOLTAGE WAVEFORMS TEST CIRCUIT NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, tr 6 ns, tf 6 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 5. Driver Test Circuit and Voltage Waveforms 3V Generator (see Note A) Output 51 Input 1.5 V 1.5 V 0V 1.5 V CL = 15 pF (see Note B) 0V tPLH tPHL VOH Output 1.3 V 1.3 V VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, tr 6 ns, tf 6 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 6. Receiver Test Circuit and Voltage Waveforms 8 POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 PARAMETER MEASUREMENT INFORMATION S1 1.5 V 2 k 1.5 V S2 5V CL = 15 pF (see Note B) Generator (see Note A) 5 k 1N916 1N916 or Equivalent 50 S3 TEST CIRCUIT 3V Input 3V 1.5 V S1 to 1.5 V 0 V S2 Open S3 Closed tPZH Input tPZL 1.5 V S1 to 1.5 V 0 V S2 Closed S3 Open VOH 4.5 V 1.5 V Output 0V Output 1.5 V VOL 3V Input 3V S1 to 1.5 V S2 Closed S3 Closed 1.5 V Input S1 to 1.5 V S2 Closed S3 Closed 1.5 V 0V 0V tPHZ 0.5 V tPLZ 1.3 V VOH Output Output 0.5 V 1.3 V VOL VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR 1 MHz, 50% duty cycle, tr 6 ns, tf 6 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 7. Receiver Test Circuit and Voltage Waveforms POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 9 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 TYPICAL CHARACTERISTICS DRIVER DRIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT 5 VCC = 5 V TA = 25°C 4.5 4 3.5 3 2.5 2 1.5 1 4 3.5 3 2.5 2 1.5 1 0.5 0.5 0 VCC = 5 V TA = 25°C 4.5 VOL Low-Level Output Voltage V VOH VOH High-Level Output Voltage V 5 0 20 40 60 80 100 IOH High-Level Output Current mA 0 120 0 20 40 60 80 100 IOL Low-Level Output Current mA Figure 9 Figure 8 DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs OUTPUT CURRENT VOD VOD Differential Output Voltage V 4 VCC = 5 V TA = 25°C 3.5 3 2.5 2 1.5 1 0.5 0 0 10 20 30 40 50 60 70 80 IO Output Current mA Figure 10 10 POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 90 100 120 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 TYPICAL CHARACTERISTICS RECEIVER RECEIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE 5 5 VID = 0.2 V TA = 25°C 4 3.5 3 2.5 VCC = 5.25 V 2 VCC = 5 V 1.5 VCC = 4.75 V 1 0.5 4 3.5 3 2.5 2 1.5 1 0.5 0 0 VCC = 5 V VID = 200 mV IOH = 440 µA 4.5 VOH VOH High-Level Output Voltage V VOH VOH High-Level Output Voltage V 4.5 0 40 5 10 15 20 25 30 35 40 45 50 20 0 20 Figure 11 RECEIVER 120 RECEIVER 0.6 0.5 VOL VOL Low-Level Output Voltage V VOL VOL Low-Level Output Voltage V 100 LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE VCC = 5 V TA = 25°C 0.4 0.3 0.2 0.1 0 5 80 Figure 12 LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT 0 60 TA Free-Air Temperature °C IOH High-Level Output Current mA 0.6 40 10 15 20 25 30 0.5 VCC = 5 V VID = 200 mV IOL = 8 mA 0.4 0.3 0.2 0.1 0 40 20 IOL Low-Level Output Current mA 0 20 40 60 80 100 120 TA Free-Air Temperature °C Figure 13 Figure 14 Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 11 SN75276 SN75276 FAIL-SAFE DIFFERENTIAL BUS TRANSCEIVER SLLS212B SLLS212B SEPTEMBER 1995 REVISED APRIL 1998 TYPICAL CHARACTERISTICS RECEIVER RECEIVER OUTPUT VOLTAGE vs ENABLE VOLTAGE OUTPUT VOLTAGE vs ENABLE VOLTAGE 5 5 VCC = 5.25 V VCC = 5 V 3 VID = 0.2 V Load = 1 k to VCC TA = 25°C VCC = 5.25 V VO VO Output Voltage V 4 VO VO Output Voltage V 6 VID = 0.2 V Load = 8 k to GND TA = 25°C VCC = 4.75 V 2 VCC = 4.75 V VCC = 5 V 4 3 2 1 1 0 0 0.5 1 1.5 2 2.5 0 3 0 0.5 VI Enable Voltage V 1 1.5 2 2.5 3 VI Enable Voltage V Figure 16 Figure 15 APPLICATION INFORMATION SN75276 SN75276 SN75276 SN75276 RT RT Up to 32 Unit Loads NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible (RT = ZO). Figure 17. Typical Application Circuit 12 POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof. Copyright © 1998, Texas Instruments Incorporated