SN54AHCT86 SN74AHCT86 SCLS250C AHCT86 JESD-17 MIL-STD-883 MIL-PRF-38535

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCLS250C OCTOBER 1995 REVISED NOVEMBER 1996 D D 1A 1B 1Y 2A 2B 2Y GND 1 14 2 13

SN54AHCT86 SN54AHCT86, SN74AHCT86 SN74AHCT86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCLS250C SCLS250C OCTOBER 1995 REVISED NOVEMBER 1996 D D 1A 1B 1Y 2A 2B 2Y GND 1 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 4B 4A 4Y 3B 3A 3Y SN54AHCT86 SN54AHCT86 . . . FK PACKAGE (TOP VIEW) description 1Y NC 2A NC 2B The 'AHCT86 AHCT86 are quadruple 2-input exclusiveOR gates. These devices perform the Boolean function Y = A B or Y = AB + AB in positive logic. 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 4A NC 4Y NC 3B 2Y GND NC 3Y 3A The SN54AHCT86 SN54AHCT86 is characterized for operation over the full military temperature range of 55°C to 125°C.The SN74AHCT86 SN74AHCT86 is characterized for operation from 40°C to 85°C. 4 ADVANCE INFORMATION D SN54AHCT86 SN54AHCT86 . . . J OR W PACKAGE SN74AHCT86 SN74AHCT86 . . . D, DB, N, OR PW PACKAGE (TOP VIEW) Inputs Are TTL-Voltage Compatible EPIC TM (Enhanced-Performance Implanted CMOS) Process High Latch-Up Immunity Exceeds 250 mA Per JEDEC Standard JESD-17 JESD-17 ESD Protection Exceeds 2000 V Per MIL-STD-883 MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs 1B 1A NC VCC 4B D D NC No internal connection FUNCTION TABLE (each gate) INPUTS A B OUTPUT Y L L L L H H H L H H H L Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated. Copyright © 1996, Texas Instruments Incorporated ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 1 SN54AHCT86 SN54AHCT86, SN74AHCT86 SN74AHCT86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCLS250C SCLS250C OCTOBER 1995 REVISED NOVEMBER 1996 logic symbol 1A 1B 2A 2B 3A 3B 4A 4B 1 =1 3 2 4 6 5 1Y 2Y 9 8 10 3Y 12 11 13 4Y This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages. exclusive-OR logic ADVANCE INFORMATION An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols. EXCLUSIVE OR =1 These are five equivalent exclusive-OR symbols valid for an SN74AHCT86 SN74AHCT86 gate in positive logic; negation may be shown at any two ports. LOGIC-IDENTITY ELEMENT = The output is active (low) if all inputs stand at the same logic level (i.e., A = B). 2 EVEN-PARITY ELEMENT 2k The output is active (low) if an even number of inputs (i.e., 0 or 2) are active. POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 ODD-PARITY ELEMENT 2k + 1 The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active. SN54AHCT86 SN54AHCT86, SN74AHCT86 SN74AHCT86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCLS250C SCLS250C OCTOBER 1995 REVISED NOVEMBER 1996 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. recommended operating conditions (see Note 3) SN54AHCT86 SN54AHCT86 SN74AHCT86 SN74AHCT86 MIN MAX MIN MAX 4.5 5.5 4.5 5.5 VCC VIH Supply voltage VIL VI Low-level input voltage Input voltage 0 5.5 VO IOH Output voltage 0 VCC 8 IOL Dt/Dv Low-level output current High-level input voltage 2 2 0.8 High-level output current UNIT V V 0.8 V 0 5.5 V 0 VCC 8 V mA 8 TA Operating free-air temperature NOTE 3: Unused inputs must be held high or low to prevent them from floating. 55 8 mA 20 Input transition rise or fall rate 20 ns/V 85 °C 125 40 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VOH TEST CONDITIONS IOH = 50 mA IOH = 8 mA VCC 4.5 45V VOL IOL = 50 mA IOL = 8 mA II ICC VI = VCC or GND VI = VCC or GND, DICC One input at 3.4 V, Other inputs at VCC or GND MIN 4.4 TA = 25°C TYP MAX 4.5 SN54AHCT86 SN54AHCT86 MIN MAX SN74AHCT86 SN74AHCT86 MIN 4.4 4.4 3.8 3.94 MAX 3.8 V 0.1 0.1 0.1 0.36 4.5 45V UNIT 0.44 0.44 V 5.5 V IO = 0 ±0.1 ±1 ±1 5.5 V 2 20 20 mA mA 5.5 V 1.35 1.5 1.5 mA 10 pF Ci VI = VCC or GND 5V 4 10 This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC. POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 3 ADVANCE INFORMATION Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Maximum power dissipation at TA = 55°C (in still air) (see Note 2): D package . . . . . . . . . . . . . . . . . . . 1.25 W DB or PW package . . . . . . . . . . . . . 0.5 W N package . . . . . . . . . . . . . . . . . . . . 1.1 W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C SN54AHCT86 SN54AHCT86, SN74AHCT86 SN74AHCT86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCLS250C SCLS250C OCTOBER 1995 REVISED NOVEMBER 1996 switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) SN54AHCT86 SN54AHCT86 PARAMETER FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE tPLH* tPHL* A or B Y CL = 15 pF tPLH tPHL A or B Y CL = 50 pF TA = 25°C MIN TYP MAX MIN MAX 5 6.9 1 8 5 6.9 1 8 5.5 7.9 1 9 5.5 7.9 1 9 UNIT ns ns * On products compliant to MIL-PRF-38535 MIL-PRF-38535, this parameter is ensured but not production tested. switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) SN74AHCT86 SN74AHCT86 PARAMETER FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE ADVANCE INFORMATION MIN tPLH tPHL A or B Y CL = 15 pF tPLH tPHL A or B Y TA = 25°C TYP MAX CL = 50 pF MIN MAX 5 6.9 1 8 5 6.9 1 8 5.5 7.9 1 9 5.5 7.9 1 9 UNIT ns ns noise characteristics, VCC = 5 V, CL = 50 pF, TA = 25°C (see Note 4) SN74AHCT86 SN74AHCT86 PARAMETER VOL(P) VOL(V) UNIT MAX 0.8 V 0.4 High-level dynamic input voltage Quiet output, minimum dynamic VOL TYP 0.4 Quiet output, maximum dynamic VOL VIH(D) VIL(D) MIN 0.8 V 2 Low-level dynamic input voltage V 0.8 V NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only. operating characteristics, VCC = 5 V, TA = 25°C PARAMETER Cpd 4 TEST CONDITIONS Power dissipation capacitance No load, POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 f = 1 MHz TYP 18 UNIT pF SN54AHCT86 SN54AHCT86, SN74AHCT86 SN74AHCT86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCLS250C SCLS250C OCTOBER 1995 REVISED NOVEMBER 1996 PARAMETER MEASUREMENT INFORMATION From Output Under Test Test Point 3V Input (see Note B) CL (see Note A) 1.5 V 1.5 V 0V tPHL tPLH LOAD CIRCUIT VOH In-Phase Output 1.5 V 1.5 V VOL tPHL tPLH VOH Out-of-Phase Output 1.5 V 1.5 V VOL VOLTAGE WAVEFORMS DELAY TIMES ADVANCE INFORMATION NOTES: A. CL includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr = 3 ns, tf = 3 ns. C. The outputs are measured one at a time with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 5 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Copyright © 1996, Texas Instruments Incorporated