SN75LVDS82 SLLS259E EIA/TIA-644 DS90C582 SN75LVDS81 SN75LVDS84 SN75LVDS85 - Datasheet Archive

 

 

SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 FLATLINKTM RECEIVER FEATURES · · · · · · · · · · · · 4:28 Data Channel Expansion at up to 227.5 Million Bytes per Second (Mbytes/s) Throughput Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI 4 Data Channels and Clock Low-Voltage Differential Channels In and 28 Data and Clock Low-Voltage TTL Channels Out Operates From a Single 3.3-V Supply With 250 mW Typ 5-V Tolerant SHTDN Input Falling Clock-Edge-Triggered Outputs Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch Consumes Less Than 1 mW When Disabled Wide Phase-Lock Input Frequency Range . . . 20 MHz to 68 MHz No External Components Required for PLL Inputs Meet or Exceed the Requirements of the ANSI EIA/TIA-644 EIA/TIA-644 Standard Improved Replacement for the National DS90C582 DS90C582 DESCRIPTION DGG PACKAGE (TOP VIEW) D22 D23 D24 GND D25 D26 D27 LVDSGND A0M A0P A1M A1P LVDSVCC LVDSGND A2M A2P CLKINM CLKINP A3M A3P LVDSGND PLLGND PLLVCC PLLGND SHTDN CLKOUT D0 GND 1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34 24 33 25 32 26 VCC D21 D20 D19 GND D18 D17 D16 VCC D15 D14 D13 GND D12 D11 D10 VCC D9 D8 D7 GND D6 D5 D4 D3 VCC D2 D1 31 The SN75LVDS82 SN75LVDS82 FlatLinkTM receiver contains four 27 30 serial-in 7-bit parallel-out shift registers, a 7× clock 28 29 synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81 SN75LVDS81, over five balanced-pair conductors and expansion to 28 bits of single-ended low-voltage TTL (LVTTL) synchronous data at a lower transfer rate. The SN75LVDS82 SN75LVDS82 can also be used with the SN75LVDS84 SN75LVDS84 or SN75LVDS85 SN75LVDS85 for 21-bit transfers. When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times (7×) the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN75LVDS82 SN75LVDS82 presents valid data on the falling edge of the output clock (CLKOUT). The SN75LVDS82 SN75LVDS82 requires only five line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low-level on SHTDN clears all internal registers to a low level. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FLATLINK is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1996­2005, Texas Instruments Incorporated SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 The SN75LVDS82 SN75LVDS82 is characterized for operation over ambient air temperatures of 0°C to 70°C. FUNCTIONAL BLOCK DIAGRAM Serial-In/ParallelOut Shift Register A1P A1M Serial In CLK A, B, .G Serial-In/ParallelOut Shift Register A2P A2M Serial In A, B, .G CLK Serial-In/ParallelOut Shift Register Serial In Input Bus A3P A3M D8 D9 D12 D13 D14 D15 D18 A, B, .G CLK Serial-In/ParallelOut Shift Register A4P A4M D0 D1 D2 D3 D4 D6 D7 Serial In CLK D19 D20 D21 D22 D24 D25 D26 A, B, .G Control Logic SHTDN D27 D5 D10 D11 D16 D17 D23 7× Clock/PLL CLKINP CLKINM 2 7× CLK Clock In Clock Out CLKOUT SN75LVDS82 SN75LVDS82 www.ti.com ¢¡¢ ¢ ¡¢ ¡¡ ¡¡ ¢¡¢ ¢ ¡¢ ¡ ¡ Previous Cycle Current Cycle ¡ ¡ CLKIN SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 Next Cycle D0­1 D7 D6 D4 D3 D2 D1 D0 D7+1 A1 D8­1 D18 D15 D14 D13 D12 D9 D8 D18+1 A2 D19­ 1 D26 D25 D24 D22 D21 D20 D19 D26+1 A3 D27­1 D23 D17 D16 D11 D10 D5 D27 D23+1 ¢ ¢¡ ¡¢¢ ¡ ¡ ¢ ¢ ¢¡¢¡ ¡¡¢¢ ¡¡ ¡¡ CLKOUT Dn ­ 1 D0 ¡ ¡ A0 Dn Dn + 1 Figure 1. SN75LVDS82 SN75LVDS82 Load and Shift Timing Sequences EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS VCC 300 k VCC 300 k 5 D Output AnP AnM 7V VCC 7V 7V SHTDN 50 OUTPUT INPUT 7V 300 k INPUT 3 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 ABSOLUTE MAXIMUM RATINGS (1) over operating free-air temperature range (unless otherwise noted) UNIT VCC Supply voltage range (2) VO Output voltage range (Dxx terminals) ­0.5 V to VCC + 0.5 V Input voltage range (any terminal except SHTDN) ­0.5 V to VCC + 0.5 V VI ­0.5 V to 4 V Input voltage range (SHTDN) ­0.5 V to 5.5 V Continuous total power dissipation TA Operating temperature range Tstg See Dissipation Rating Table Storage temperature range 0°C to 70°C ­65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds (1) (2) 260°C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND unless otherwise noted. DISSIPATION RATING TABLE PACKAGE DERATING FACTOR (1) ABOVE TA = 25°C TA = 70°C POWER RATING DGG (1) TA 25°C POWER RATING 1377 mW 11.0 mW/°C 822 mW This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow. RECOMMENDED OPERATING CONDITIONS MIN NOM MAX VCC Supply voltage 3 3.3 3.6 VIH High-level input voltage (SHTDN) 2 VIL Low-level input voltage (SHTDN) |VID| Differential input voltage VIC Common-mode input voltage (see Figure 2 and Figure 3) UNIT V V 0.8 V 0.6 V | ID 2 V 0.1 |V |V | ID 2 2.4 * VCC­ 0.8 TA Operating free-air temperature 0 70 °C TIMING REQUIREMENTS MIN NOM MAX UNIT 50.0 ns tc Cycle time, input clock (1) 14.7 tsu1 Setup time, input (see Figure 7) 600 ps th1 Hold time, input (see Figure 7) 600 ps (1) 4 Parameter tc is defined as the mean duration of a minimum of 32000 clock cycles. SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 ELECTRICAL CHARACTERISTICS over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS TYP (1) MIN MAX UNIT 100 mV VIT+ Positive-going differential input threshold voltage VIT- Negative-going differential input threshold voltage (2) VOH High-level output voltage IOH = -4 mA VOL Low-level output voltage IOL = 4 mA 0.4 V Disabled, All inputs open 280 µA 74 mA ­100 mV 2.4 V Enabled, AnP = 1 V, AnM = 1.4 V, tc = 15.38 ns Enabled, CL = 8 pF, Grayscale pattern (see Figure 4), tc = 15.38 ns Quiescent current (average) 74 mA Enabled, CL = 8 pF, Worst-case pattern (see Figure 5), tc = 15.38 ns ICC 60 107 mA IIH High-level input current (SHTDN) VIH = VCC ±20 µA IIL Low-level input current (SHTDN) VIL = 0 ±20 µA IIN Input current (LVDS input terminals A and CLKIN) 0 VI 2.4 V ±20 µA IOZ High-impedance output current VO = 0 or VCC ±10 µA (1) (2) All typical values are at VCC = 3.3 V, TA= 25°C. The algebraic convention, in which the less-positive (more-negative) limit is designed minimum, is used in this data sheet for the negative-going input voltage threshold only. SWITCHING CHARACTERISTICS over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS tsu2 Setup time, D0­D27 valid to CLKOUT th2 Hold time, CLKOUT to D0­D27 valid margin (2)(see tRSKM Receiver input skew Figure 7) td Delay time, CLKIN to CLKOUT (see Figure 7) CL = 8 pF, See Figure 6 tc = 15.38 ns (±0.2%), |Input clock jitter| < 50 ps (3) MAX UNIT 5 ns 5 ns 490 ps 3.7 tc = 15.38 + 0.75 sin (2500E3t) ±0.05 ns, See Figure 8 ±80 Cycle time, change in output clock period (4) ten Enable time, SHTDN to Dn valid See Figure 9 tdis Disable time, SHTDN to off state See Figure 10 tt Transition time, output (10% to 90% tr or tf) CL = 8 pF tw Pulse duration, output clock (3) (4) TYP (1) tc = 15.38 ns (±0.2%), CL = 8 pF tc(o) (1) (2) MIN tc = 15.38 + 0.75 sin (23E6t) ±0.05 ns, See Figure 8 ns ps ±300 1 ms 400 ns 3 ns 0.43 tc ns All typical values are at VCC = 3.3 V, TA= 25°C. The parameter t(RSKM) is the timing margin available to the transmitter and interconnection skews and clock jitter. It is defined by tc/14 ­ tsu1/th1 |Input clock jitter| is the magnitude of the change in input clock period. tc(o) is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles. 5 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 PARAMETER MEASUREMENT INFORMATION AP VID VIAP AM (VIAP + VIAM)/2 VIC VIAM Figure 2. Voltage Definitions VIC ­ Common-Mode Input Voltage ­ V 2.5 Maximum at VCC >3.15 V Maximum at 3 V VCC 2 1.5 1 0.5 Minimum 0 0 0.1 0.2 0.3 0.4 0.5 0.6 |VID| ­ Differential Input Voltage ­ V Figure 3. Common-Mode Input Voltage vs Differential Input Voltage CLKOUT D0, 8, 16 D1, 9, 17 D2, 10, 18 D3, 11, 19 D4­7, 12­15, 20­23 D24­27 NOTE A: The 16-grayscale test-pattern tests device power consumption for a typical display pattern. Figure 4. 16-Grayscale Test-Pattern Waveforms 6 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 PARAMETER MEASUREMENT INFORMATION (continued) tc CLKOUT EVEN Dn ODD Dn NOTE A: The worst-case test pattern produces the maximum switching frequency for all of the outputs. Figure 5. Worst-Case Test-Pattern Waveforms tsu2 70% VOH Dn 30% VOH th2 70% VOH CLKOUT 30% VOH Figure 6. Setup and Hold Time Waveforms 7 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 Tektronix HFS9003/HFS9DG1 HFS9003/HFS9DG1 Stimulus System (repeating patterns of F0FFFFF and 0F00000 0F00000 Device Under D0 ­ D27 Test (DUT) CLKIN A. An CLKOUT Tektronix Microwave Logic Multi-BERT-100RX Word Error Detector CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The magnitude of the advance or delay is t(RSKM). tc 4 t )t (RSKM) 7 c tsu1 ¢ ¡ ¡ ¢¡¢ ¢ ¡¡ ¡¢ ¡ ¢ ¢¡¢ and An ¢¡¢ ¡ ¡ ¢¡¡ ¡¢ ¡¢ ¢¡¢ ¢¡¢¡¢ ¡ ¡ An th1 ¡ ¡ 3 t )t (RSKM) 7 c CLKIN 7× CLK (Internal) td tw CLKOUT tr < 1 ns 90% CLKIN or An 300 mV 0V 10% ­300 mV td VOH CLKOUT 1.4 V VOL Figure 7. Receiver Input Skew Margin and Delay Timing Waveforms 8 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 Reference + Device Under Test VCO + Modulation V(t) = A sin (2 f(mod) t) HP8656B HP8656B Signal Generator 0.1 MHz ­ 990 MHz HP8665A HP8665A Synthesized Signal Generator 0.1 MHz ­ 990 MHz Device Under Test RF OUTPUT RF Output CLKIN CLKOUT DTS2070C DTS2070C Digital Time Scope Input Modulation Input Figure 8. Input Clock Jitter Test CLKIN An ten SHTDN ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡¡¡¡¡¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡ ¡¡¡ ¡ ¡¡¡ ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡ ¡ Dn Invalid Valid Figure 9. Enable Time Waveforms CLKIN tdis SHTDN CLKOUT Figure 10. Disable Time Waveforms 9 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 TYPICAL CHARACTERISTICS SUPPLY CURRENT vs CLOCK FREQUENCY 85 Grayscale Data Pattern CL = 8 pF TA = 25°C 80 I CC - Supply Current - mA 75 70 VCC = 3.6 V 65 60 VCC = 3.3 V 55 50 45 40 VCC = 3 V 35 20 30 40 50 60 70 fclk - Clock Frequency - MHz Figure 11. ZERO-TO-PEAK OUTPUT JITTER vs MODULATION FREQUENCY 300 Input jitter = 750 sin (6.28 f(mod) t) ps VCC = 3.3 V TA = 25°C Zero-to-Peak Output Jitter ­ ps 250 200 150 100 50 0 0 0.5 1 1.5 2 2.5 f(mod) ­ Modulation Frequency ­ MHz Figure 12. 10 3 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 APPLICATION INFORMATION Host Cable Flat Panel Display SN75LVDS81 SN75LVDS81 Graphic Controller SN75LVDS82 SN75LVDS82 Y0M 48 9 A0M 100 Y0P Y1M 47 10 46 11 A0P A1M 100 Y1P Y2M 45 12 42 15 A1P A2M 100 Y2P Y3M 41 16 38 19 A2P A3M 100 Y3P CLKOUTM 37 20 40 17 A3P CLKINM 100 CLKOUTP 39 18 D0 D1 D2 D3 D4 D6 D27 D5 D7 D8 D9 D12 D13 D14 D10 D11 D15 D18 D19 D20 D21 D22 D16 D17 D24 D25 D26 D23 CLKOUT 27 29 30 32 33 35 7 34 37 38 39 43 45 46 41 42 47 51 53 54 55 1 49 50 3 5 6 2 26 12-BIT 12-BIT RED0 RED1 RED2 RED3 RSVD RSVD NA NA GREEN0 GREEN1 GREEN2 GREEN3 RSVD RSVD NA NA BLUE0 BLUE1 BLUE2 BLUE3 RSVD RSVD NA NA H_SYNC V_SYNC ENABLE NA CLOCK 18-BIT 18-BIT RED0 RED1 RED2 RED3 RED4 RED5 NA NA GREEN0 GREEN1 GREEN2 GREEN3 GREEN4 GREEN5 NA NA BLUE0 BLUE1 BLUE2 BLUE3 BLUE4 BLUE5 NA NA H_SYNC V_SYNC ENABLE NA CLOCK 24-BIT 24-BIT RED0 RED1 RED2 RED3 RED4 RED5 RED6 RED7 GREEN0 GREEN1 GREEN2 GREEN3 GREEN4 GREEN5 GREEN6 GREEN7 BLUE0 BLUE1 BLUE2 BLUE3 BLUE4 BLUE5 BLUE6 BLUE7 H_SYNC V_SYNC ENABLE RSVD CLOCK CLKINP A. The five 100- terminating resistors are recommended to be 0603 types. B. NA - not applicable, these unused inputs should be left open. Figure 13. 24-Bit Color Host to 24-Bit LCD Flat Panel Display Application 11 SN75LVDS82 SN75LVDS82 www.ti.com SLLS259E SLLS259E ­ NOVEMBER 1996 ­ REVISED JANUARY 2005 APPLICATION INFORMATION (continued) Host Cable Flat Panel Display SN75LVDS84/85 SN75LVDS84/85 Y0M 41 9 A0M 100 Y0P Y1M 40 10 39 11 A0P A1M 100 Y1P Y2M 38 12 35 15 A1P A2M 100 Y2P 34 16 19 20 CLKOUTM 40 17 A2P A3M A3P CLKINM 100 CLKOUTP Graphic Controller SN75LVDS82 SN75LVDS82 39 18 D0 D1 D2 D3 D4 D6 D27 D5 D7 D8 D9 D12 D13 D14 D10 D11 D15 D18 D19 D20 D21 D22 D16 D17 D24 D25 D26 D23 CLKOUT 27 29 30 32 33 35 7 34 37 38 39 43 45 46 41 42 47 51 53 54 55 1 49 50 3 5 6 2 26 12-BIT 12-BIT RED0 RED1 RED2 RED3 RSVD RSVD NA NA GREEN0 GREEN1 GREEN2 GREEN3 RSVD RSVD NA NA BLUE0 BLUE1 BLUE2 BLUE3 RSVD RSVD NA NA H_SYNC V_SYNC ENABLE NA CLOCK 18-BIT 18-BIT RED0 RED1 RED2 RED3 RED4 RED5 NA NA GREEN0 GREEN1 GREEN2 GREEN3 GREEN4 GREEN5 NA NA BLUE0 BLUE1 BLUE2 BLUE3 BLUE4 BLUE5 NA NA H_SYNC V_SYNC ENABLE NA CLOCK CLKINP A. The four 100- terminating resistors are recommended to be 0603 types. B. NA - not applicable, these unused inputs should be left open. Figure 14. 18-Bit Color Host to 24-Bit Color LCD Panel Display Application 12 24-BIT 24-BIT RED0 RED1 RED2 RED3 RED4 RED5 RED6 RED7 GREEN0 GREEN1 GREEN2 GREEN3 GREEN4 GREEN5 GREEN6 GREEN7 BLUE0 BLUE1 BLUE2 BLUE3 BLUE4 BLUE5 BLUE6 BLUE7 H_SYNC V_SYNC ENABLE RSVD CLOCK IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2005, Texas Instruments Incorporated