500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : TDRSRXB-240A Supplier : Magnecraft Manufacturer : Allied Electronics & Automation Stock : - Best Price : $32.62 Price Each : $32.62
Part : TDRSRXB-24V Supplier : Magnecraft Manufacturer : Allied Electronics & Automation Stock : - Best Price : $41.10 Price Each : $53.92
Part : KG463A2RXB246X Supplier : APEM Components Manufacturer : Onlinecomponentscom Stock : - Best Price : $15.46 Price Each : $15.46
Part : TDRSRXB-240V Supplier : Magnecraft Manufacturer : Onlinecomponentscom Stock : 11 Best Price : $59.65 Price Each : $59.65
Part : TDRSRXB-24V Supplier : Magnecraft Manufacturer : Onlinecomponentscom Stock : 17 Best Price : $59.65 Price Each : $59.65
Part : TDRSRXB-240V Supplier : Magnecraft Manufacturer : Master Electronics Stock : 11 Best Price : $55.42 Price Each : $59.65
Part : TDRSRXB-24V Supplier : Magnecraft Manufacturer : Master Electronics Stock : 17 Best Price : $55.42 Price Each : $59.65
Shipping cost not included. Currency conversions are estimated. 

RXB 24

Catalog Datasheet MFG & Type PDF Document Tags

RXB 24

Abstract: SKY65202 VANT 2 VANT 1 PA 5 RXB 24 22 BPF 4 RXA 24 23 5.2 GHz Balun 3
Skyworks Solutions
Original
SKY65202 RXB 24

NS16C552

Abstract: ST16C2552 CDB* INTB 17 29 DSRB* 28 CTSB* 27 DTRB* 26 TXB 25 RXB 24 IOR* 23 , ° C -40° C to + 85° C 3-135 15 16 17 18 19 20 21 22 23 24 CS* MFB* IOW* RESET GND RTSB* IOR* RXB TXB DTRB* CTSB* ORDERING INFORMATION , * 24 I Read strobe. (active low) A low level on this pin transfers the contents of the ST16C2552 , capable of taking any clock input from DC-24 MHz and dividing it by any divisor from 1 to 216 -1. The
Exar
Original
ST16C2552CJ44 NS16C552 ST16C2552CQ48 ST16C2552IJ44 ST16C450 ST16C550

MC71

Abstract: 0x50020000 Register 30 29 28 27 26 25 24 23 HBERR BABR BABT GRA TFINT TXB RFINT RXB TYPE , TXB 26 0 RFINT 25 0 RXB 24 0 MII 23 0 - 22 0 A graceful stop , Register 31 30 29 28 27 26 25 24 23 ENET_BASE + 0x084 22 21 - SET , Bit Transmit Control Register 31 30 29 28 27 26 25 24 ENET_BASE + 0x0C4 , TMD - R/W R R/W R TYPE SET 29 28 25 24 23 22 ENET_BASE +
Freescale Semiconductor
Original
AN3099 MSC7116 MSC7119 MC71 0x50020000 DM9161E MSC711 MSC7113

DM9161E

Abstract: TDA 2010 Register 30 29 28 27 26 25 24 23 HBERR BABR BABT GRA TFINT TXB RFINT RXB TYPE , . 0 TXB 26 0 RFINT 25 0 RXB 24 0 MII 23 0 - 22 0 A graceful , . RCTL Bit Receive Control Register 31 30 29 28 27 26 25 24 23 ENET_BASE , ; TCTL Bit Transmit Control Register 31 30 29 28 27 26 25 24 ENET_BASE + , TAG1 TAG0 - TMD - R/W R R/W R TYPE SET 29 28 25 24 23 22
Freescale Semiconductor
Original
TDA 2010 MSC711XADS
Abstract: 1 24 RXB LAD3 2 23 DTRB#/PS_2E0_IRQB LAD2 3 22 RTSB#/PS_CONF_KEY1 , software. See Table 1 â'™UART Power On Configurationâ'™. RXB 24 I UART Channel B Receive data , Q B R X F IF O W D TO U T#/ PS_W D T RXB R T S B # /P S _ C O N F _ K E Y 1 /R S 4 8 5 , during reset or idle (no data). ANCILLARY SIGNALS CLKIN 9 I Clock input 24 MHz or 48 MHz , write (0x4F, 0x0); //Select the input clock frequency 24 MHz write (0x4E, 0x7); //Select the Exar
Original
XR28V382 128-BYTE RS-485
Abstract: 1 24 RXB LAD3 2 23 DTRB#/PS_2E0_IRQB LAD2 3 22 RTSB#/PS_CONF_KEY1 , software. See Table 1 â'™UART Power On Configurationâ'™. RXB 24 I UART Channel B Receive data , Q B R X F IF O W D TO U T#/ PS_W D T RXB R T S B # /P S _ C O N F _ K E Y 1 /R S 4 8 5 , during reset or idle (no data). ANCILLARY SIGNALS CLKIN 9 I Clock input 24 MHz or 48 MHz , write (0x4F, 0x0); //Select the input clock frequency 24 MHz write (0x4E, 0x7); //Select the Exar
Original
Abstract: 27 26 25 GND 1 24 RXB LAD3 2 23 DTRB#/PS_2E0_IRQB LAD2 3 22 , modified by the software. See Table 1 â'™UART Power On Configurationâ'™. RXB 24 I UART Channel , F IF O T X B / P S _ 2 F 8 _ IR Q B R X F IF O W D TO U T#/ PS_W D T RXB R T S B # /P , during reset or idle (no data). ANCILLARY SIGNALS CLKIN 9 I Clock input 24 MHz or 48 MHz , write (0x4F, 0x0); //Select the input clock frequency 24 MHz write (0x4E, 0x7); //Select the Exar
Original
Abstract: GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 , SPI 1 2 3 4 5 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS , terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RXA RESET XTAL1 XTAL2 VDD SPI CS SI 1 2 3 4 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB , RXA 4 1 I RXB 24 23 I TXA 3 32 O TXB 23 22 O VDD VSS Philips Semiconductors
Original
SC16IS752/SC16IS762 HVQFN32 TSSOP28 RS-232/RS-485 SC16IS762 SC16IS752

002aab325

Abstract: 002aab042 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB , XTAL1 XTAL2 VDD SPI 1 2 3 4 5 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB , terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RXA RESET XTAL1 XTAL2 VDD SPI CS SI 1 2 3 4 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB , RXA 4 1 I RXB 24 23 I TXA 3 32 O TXB 23 22 O VDD VSS
NXP Semiconductors
Original
002aab325 002aab042 TXB22 16C450
Abstract: /DSRA RXA 4 25 GPIO4/DSRA RESET 5 24 RXB RESET 5 24 RXB XTAL1 6 23 , . b. SPI interface RXA 1 24 GPIO4/DSRA RXA 1 24 GPIO4/DSRA RESET 2 23 RXB , pin is disabled and TXA data is connected to the UART RXA input internally. RXB 24 23 I , TXB RXB RTSB CTSB I2C-BUS 1 kâ"¦ (3.3 V) 1.5 kâ"¦ (2.5 V) IRQ RESET VDD GPIO , 16C450 COMPATIBLE REGISTER SETS SCLK CS SO SI VDD TXA RXA RTSA CTSA TXB RXB RTSB CTSB NXP Semiconductors
Original

RXB 24

Abstract: 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB , XTAL1 XTAL2 VDD SPI 1 2 3 4 5 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB , terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RXA RESET XTAL1 XTAL2 VDD SPI CS SI 1 2 3 4 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB , oscillator output[5]. Type Description RTSB 17 16 O RXA 4 1 I RXB 24 23 I
NXP Semiconductors
Original

HVQFN-32

Abstract: SC16IS752 application 3 26 GPIO5/DTRA RXA 4 25 GPIO4/DSRA RXA 4 25 GPIO4/DSRA RESET 5 24 RXB RESET 5 24 RXB XTAL1 6 23 TXB XTAL1 6 23 TXB XTAL2 7 22 VSS XTAL2 , pin is disabled and TXA data is connected to the UART RXA input internally. RXB 24 23 I , SETS SDA SCL A0 A1 VDD TXA RXA RTSA CTSA TXB RXB RTSB CTSB I2C-BUS 1 k (3.3 V , TXA RXA RTSA CTSA TXB RXB RTSB CTSB SPI 1 k (3.3 V) 1.5 k (2.5 V) IRQ RESET I2C/SPI
NXP Semiconductors
Original
HVQFN-32 SC16IS752 application SC16IS752IBS SC16IS752IPW SC16IS762IPW

SO12

Abstract: 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB , XTAL1 XTAL2 VDD SPI 1 2 3 4 5 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB , terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RXA RESET XTAL1 XTAL2 VDD SPI CS SI 1 2 3 4 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB , oscillator output[5]. Type Description RTSB 17 16 O RXA 4 1 I RXB 24 23 I
NXP Semiconductors
Original
SO12
Abstract: /DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 GPIO1/DTRB 18 GPIO0/DSRB 17 RTSB , GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 , RESET XTAL1 XTAL2 VDD I2C A0 A1 1 2 3 4 5 6 7 8 terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 , 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB , RTSB 17 16 O RXA 4 1 I RXB 24 23 I TXA 3 32 O TXB 23 NXP Semiconductors
Original

SC16IS752

Abstract: GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 , SPI 1 2 3 4 5 6 7 8 9 28 GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS , terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB 17 GPIO0/DSRB RXA RESET XTAL1 XTAL2 VDD SPI CS SI 1 2 3 4 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB , RXA 4 1 I RXB 24 23 I TXA 3 32 O TXB 23 22 O VDD VSS
Philips Semiconductors
Original
Abstract: mm 24-Lead QFN Package APPLICATIONS · · Resynchronization in Both Directions for 1.25 Gbps Links , 2 input buffer stage + - RXB+ RXB- reference voltage and bias current generation VDD GND , Transceiver DATA PATHS The serial input data streams are connected to the input ports RXA+/RXA­ or RXB+/RXB­ respectively. The input stages provide on-chip differential 100- termination. The outputs of the , output ports TXB+/TXB­ and TXA+/TXA­. If LBB is pulled low, the retimed input data signal applied to RXB Texas Instruments
Original
TLK1002A SLLS661

PM-DB2791

Abstract: MIL-STD-1553 schematic fpga INTEGRATED CIRCUITS 9 AN-555 Mode Code commands MC RXB mcode 16 17 18 19 20 21 22 23 24 25 26 27 28 29 , RxB Int Flag[15] 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 4006 RxB Int Flag[31] 30 29 28 27 26 25 24 23 22 , 20 19 18 17 16 402C 400E MC RxB Int Flag[31] 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 402E MC RxB , RTAP GND E2 G6 D1 E3 E4 F6 GND GND 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 , 55 57 59 61 63 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60
HOLT Integrated Circuits
Original
PM-DB2791 MIL-STD-1553 schematic fpga 3C80 555 timer project 3EC0 holt ic 6110 HI-6110 MIL-STD-1553 RS232

SC16IS762

Abstract: 16C450 5 24 RXB RESET 5 24 RXB XTAL1 6 23 TXB XTAL1 6 23 TXB XTAL2 7 , 24 GPIO4/DSRA RESET 2 23 RXB RESET 2 23 RXB XTAL1 3 22 TXB XTAL1 3 , . RXB 24 23 I Channel B receiver input. During the local Loopback mode, the RXB input pin , TXA RXA RTSA CTSA TXB RXB RTSB CTSB I2C-BUS 1 k (3.3 V) 1.5 k (2.5 V) IRQ RESET VDD , / SC16IS762 16C450 COMPATIBLE REGISTER SETS SCLK CS SO SI VDD TXA RXA RTSA CTSA TXB RXB
Philips Semiconductors
Original
2006-17

PLL 2400 MHZ

Abstract: Footprint 4 mm × 4 mm 24-Lead QFN Package APPLICATIONS · · Resynchronization in Both Directions for 1.25 , TLK1002RGE TLK1002RGER PACKAGE 24 pin 4 mm × 4 mm QFN, tube 24 pin 4 mm × 4 mm QFN, tape and reel Please , stage + - RXB+ RXB- reference voltage and bias current generation VDD GND ENA LBA VDD , serial input data streams are connected to the input ports RXA+/RXA­ or RXB+/RXB­ respectively. The input , LBB is pulled low, the retimed input data signal applied to RXB+/RXB­ is available at TXA+/TXA­ and
Texas Instruments
Original
PLL 2400 MHZ TLK1002 SLLS626
Abstract: /DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 GPIO1/DTRB 18 GPIO0/DSRB 17 RTSB , GPIO7/RIA 27 GPIO6/CDA 26 GPIO5/DTRA 25 GPIO4/DSRA 24 RXB 23 TXB 22 VSS 21 GPIO3/RIB 20 GPIO2/CDB 19 , RESET XTAL1 XTAL2 VDD I2C A0 A1 1 2 3 4 5 6 7 8 terminal 1 index area 24 GPIO4/DSRA 23 RXB 22 TXB 21 , 5 6 7 8 25 GPIO5/DTRA 24 GPIO4/DSRA 23 RXB 22 TXB 21 VSS 20 GPIO3/RIB 19 GPIO2/CDB 18 GPIO1/DTRB , RTSB 17 16 O RXA 4 1 I RXB 24 23 I TXA 3 32 O TXB 23 NXP Semiconductors
Original
Showing first 20 results.