NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Datasheet Search Results

Part Manufacturer Description PDF Type Ordering
QD141X1LH03 LCDs4Less Laptop LCD Removal Instructions
ri

19 pages,
2647.92 Kb

Original Buy
datasheet frame
QD141X1LH12AA Quanta Display Inc Color TFT LCD Module
ri

17 pages,
823.35 Kb

Scan Buy
datasheet frame

Catalog Search Results

Catalog Datasheet Results Type PDF Document Tags
Abstract: rr^ .1 "wrzni ... OCR Scan
datasheet

6 pages,
155.93 Kb

J14A 54LS74DMQB 54LS74FMQB 54LS74LMQB DM54LS74AJ DM54LS74AW DM74LS74A DM74LS74AM DM74LS74AN E20A 54LS74 DM74LS74A abstract
datasheet frame
Abstract: component markings: Stepping S-Spec Top Marking A1 QD14, QD15, QD16 SL66F SL66F RG82845G RG82845G A1 ... Original
datasheet

15 pages,
244.73 Kb

QD18 82845GV 845GL 845gv DDR333 RG82845 FSB400 SL66F 82845G 82845GL SL66G RG82845GV SL6PU rg82845gl RG82845G RG82845GV 845G/845GL/845GV 82845G/82845GL/82845GV 845G/845GL/845GV abstract
datasheet frame
Abstract: Data Sheet C-3e NETWORK PROCESSOR SILICON REVISION B0 C3ENPB0-DS Rev 03 PRODUCTION Data Sheet C-3e Network Processor Silicon Revision B0 C3ENPB0-DS Rev 03 Copyright © 2003 Motorola, Inc. All rights reserved. No part of this documentation may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Motorola. Motorola reserves the right to revise this documentation and ... Original
datasheet

114 pages,
838.36 Kb

TD60 RX 3E motorola g18 md75 marking code ta9 CP15 CP-14 datasheet abstract
datasheet frame
Abstract: K2077 MA3 MA0 JTCK JSO4 JSO1 JTRSTX JCLKBYP QA14 QA9 QA4 QNQRDY QD29 QD21 QD14 ... Original
datasheet

110 pages,
766.98 Kb

RX 3E motorola g18 MD102 marking code ta9 md108 MD-68 MD-109 datasheet abstract
datasheet frame
Abstract: Data Sheet C-3e NETWORK PROCESSOR SILICON REVISION A1 C3ENPA1-DS/D Rev 03 PRELIMINARY Pr el im ar in C-3e Network Processor Silicon Revision A1 y Data Sheet C3ENPA1-DS/D Rev 03 Copyright © 2002 Motorola, Inc. All rights reserved. No part of this documentation may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Motorola. Motorola reserves t ... Original
datasheet

114 pages,
816.77 Kb

td58 RX 3E motorola g18 md75 CP-14 QD18 datasheet abstract
datasheet frame
Abstract: LatticeECP2M SERDES/PCS Usage Guide February 2010 Technical Note TN1124 TN1124 Introduction to PCS The LatticeECP2MTM family of FPGAs combines a high-performance FPGA fabric, high-performance I/Os and large embedded RAM in a single industry leading architecture. All LatticeECP2M devices also feature up to 16 channels of embedded SERDES with associated Physical Coding Sublayer (PCS) logic. The PCS logic can be configured to support numerous industry standard high-speed data transfer protocol ... Original
datasheet

93 pages,
2041.07 Kb

XXX1111100 vhdl code for 16 prbs generator TN1114 mca exam date sheet 1000BASE-X 8bser TN1124 TN1124 abstract
datasheet frame
Abstract: LatticeECP2M SERDES/PCS Usage Guide June 2010 Technical Note TN1124 TN1124 Introduction to PCS The LatticeECP2MTM FPGA family combines a high-performance FPGA fabric, high-performance I/Os and large embedded RAM in a single industry-leading architecture. All LatticeECP2M devices also feature up to 16 channels of embedded SERDES with associated Physical Coding Sublayer (PCS) logic. The PCS logic can be configured to support numerous industry-standard, high-speed data transfer protocols. Eac ... Original
datasheet

96 pages,
2075.4 Kb

vhdl code for DCO TN1114 1000BASE-X mca exam date sheet TN1124 TN1124 abstract
datasheet frame
Abstract: Data Sheet C-5e NETWORK PROCESSOR SILICON REVISION A1 C5ENPA1-DS/D Rev 03 PRELIMINARY Pr el im ar in C-5e Network Processor Silicon Revision A1 y Data Sheet C5ENPA1-DS/D Rev 03 Copyright © 2002 Motorola, Inc. All rights reserved. No part of this documentation may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Motorola. Motorola reserves t ... Original
datasheet

114 pages,
841.36 Kb

OC48 motorola g18 CP-14 datasheet abstract
datasheet frame
Abstract: Freescale Semiconductor, Inc. Data Sheet C-5e NETWORK PROCESSOR Freescale Semiconductor, Inc. SILICON REVISION B0 C5ENPB0-DS Rev 05 PRODUCTION For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. Data Sheet C-5e Network Processor Silicon Revision B0 C5ENPB0 ... Original
datasheet

114 pages,
1209.57 Kb

qd18 OC48 motorola g18 CP-14 datasheet abstract
datasheet frame
Abstract: Freescale Semiconductor, Inc. Data Sheet C-3e NETWORK PROCESSOR Freescale Semiconductor, Inc. SILICON REVISION B0 C3ENPB0-DS Rev 03 PRODUCTION For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. Data Sheet C-3e Network Processor Silicon Revision B0 C3ENPB0 ... Original
datasheet

114 pages,
1180.01 Kb

RX 3E motorola g18 CP15 CP-14 datasheet abstract
datasheet frame
Abstract: i co in s- National Semiconductor DM7544/DM8544 DM7544/DM8544 TRI-STATE* General Description These circuits are for use in front panels, and similar applications where contact bounce must be eliminated. Within the single package, these circuits do the job of four R-S latches plus pult-up resistors. A strobe is also available which permits sampling of the switch information at a predetermined time. TRI-STATE outputs are also provided for direct connections to the switch line bus. Features - Replaces SN5 ... OCR Scan
datasheet

3 pages,
74.31 Kb

DM8544 DM7544/DM8544 SN54279/74279 DM7544/DM8544 abstract
datasheet frame
Abstract: i co in s- National Semiconductor DM7544/DM8544 DM7544/DM8544 TRI-STATE* General Description These circuits are for use in front panels, and similar applications where contact bounce must be eliminated. Within the single package, these circuits do the job of four R-S latches plus pult-up resistors. A strobe is also available which permits sampling of the switch information at a predetermined time. TRI-STATE outputs are also provided for direct connections to the switch line bus. Features - Replaces SN54279/74 SN54279/74 ... OCR Scan
datasheet

3 pages,
74.3 Kb

DM7544/DM8544 SN54279/74279 DM7544/DM8544 abstract
datasheet frame
Abstract: 2-INPUT DIFFERENTIAL AND/NAND FEATURES SY10EL05 SY10EL05 SY100EL05 SY100EL05 DESCRIPTION s 275ps propagation delay s High bandwidth output transitions s Internal 75K input pull-down resistors The SY10/100EL05 SY10/100EL05 are 2-input differential AND/NAND gates. These devices are functionally equivalent to the E404 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404, the EL05 is ideally suited for those applications which r ... Original
datasheet

4 pages,
47.46 Kb

SY10EL05ZCTR SY10EL05ZC SY10EL05 SY100EL05ZC SY100EL05 E404 SY10EL05 abstract
datasheet frame
Abstract: 2-INPUT DIFFERENTIAL AND/NAND FEATURES SY10EL05 SY10EL05 SY100EL05 SY100EL05 FINAL DESCRIPTION s 275ps propagation delay s High bandwidth output transitions s Internal 75K input pull-down resistors The SY10/100EL05 SY10/100EL05 are 2-input differential AND/NAND gates. These devices are functionally equivalent to the E404 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404, the EL05 is ideally suited for those applications ... Original
datasheet

4 pages,
50.11 Kb

SY10EL05ZCTR SY10EL05ZC SY10EL05 SY100EL05ZC SY100EL05 SY10EL05 abstract
datasheet frame
Abstract: 2-INPUT DIFFERENTIAL AND/NAND FEATURES SY10EL05 SY10EL05 SY100EL05 SY100EL05 FINAL DESCRIPTION s 275ps propagation delay s High bandwidth output transitions s Internal 75K input pull-down resistors The SY10/100EL05 SY10/100EL05 are 2-input differential AND/NAND gates. These devices are functionally equivalent to the E404 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404, the EL05 is ideally suited for those applications ... Original
datasheet

4 pages,
50.93 Kb

HEL05 xel05 SY10EL05 SY100EL05 SY10EL05 abstract
datasheet frame
Abstract: TC74LVX373F/FT TC74LVX373F/FT CMOS TC74LVX373F TC74LVX373F,TC74LVX373FT TC74LVX373FT Octal D-Type Latch with 3-State Output TC74LVX373FTC74LVX373FT TC74LVX373FTC74LVX373FT CMOS 8 CMOS 3 V Q&Q IC (LE) ( OE ) 8 OE "H" (Q) ( VCC ) 5 V 2 5 V 3 V TC74LVX373F TC74LVX373F TC74LVX373FT TC74LVX373FT · : tpd = 5.8 ns () (VCC = 3.3 V) · : ICC = 4 A () (Ta = 25°C) · : VIL = 0.8 V () (VCC = 3 V) : VIH = 2.0 V () (VCC = 3 V) · · : tpLH tpHL - · · 74HC373 74HC373 SOP20-P- ... Original
datasheet

8 pages,
263.73 Kb

TC74LVX373FT TC74LVX373F 74HC373 TC74LVX373F/FT TC74LVX373F/FT abstract
datasheet frame
Abstract: National áíA Semiconductor M M54H CT299/ CT299/ M M74H CT299 CT299 8-Bit TRI-STATE® Universal Shift Register PRELIMINARY microCMOS General Description This 8-bit TRI-STATE shift/storage register utilizes microCMOS technology, 30 micron silicon gate N-well CMOS. Along with the low power consumption and high noise immunity of standard CMOS integrated circuits, it has the ability to drive 15 LS-TTL loads. This circuit also features operating speeds comparable to the equivalent low power Schottky device T ... OCR Scan
datasheet

2 pages,
58.37 Kb

a1t diode CT299/ CT299 MM54HCT299/MM74HCT299 CT299/ abstract
datasheet frame
Abstract: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 2Input Differential AND/NAND MC100LVEL05 MC100LVEL05 The MC100LVEL05 MC100LVEL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the MC100EL05 MC100EL05 device and operates from a 3.3V supply voltage. With propagation delays and output transition times equivalent to the EL05, the LVEL05 LVEL05 is ideally suited for those applications which require the ultimate in AC performance at low voltage power supplies. Because a negative 2-input NAND is equi ... Original
datasheet

3 pages,
56.08 Kb

MC100LVEL05 MC100EL05 DL140 LVEL05 MC100LVEL05 abstract
datasheet frame
Abstract: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC10EL05 MC10EL05 2Input Differential AND/NAND MC100EL05 MC100EL05 The MC10EL/100EL05 MC10EL/100EL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the E404 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404 the EL05 is ideally suited for those applications which require the ultimate in AC performance. Because a negative 2-input NAND is equivalent to a 2-input ... Original
datasheet

3 pages,
78.51 Kb

MC10EL05 MC100EL05 DL140 MC10EL/100EL05 MC10EL/100EL05 abstract
datasheet frame
Abstract: GD54/74LS163A GD54/74LS163A SYNCHRONOUS 4-BIT COUNTER: BINARY, SYNCHRONOUS CLEAR Feature • Internal Look-Ahead for Fast Counting • Carry Output for n-Bit Cascading • Synchronous Counting • Synchronously Programmable • Load Control Line • Diode-Clamped Inputs Pin Configuration Ripple OUTP Carry -- vcc OUTPUT qa qb re RR R ENABLE T LOAD R Ripple Qa Carry Output CLEAR CK ENABLE T ENABLE O_P CLEAR CLOCK DATA INPUTS ETTÏÏ ENABLE GND P Suffix-Blank: Plastic Dual In Line Package Suffix-J : ... OCR Scan
datasheet

4 pages,
126.44 Kb

SYNCHRONOUS LOAD CLEAR ENABLE COUNTER 74LS00 74LS04 74LS10 54LS LS163A pin configuration 74LS04 74LS163 pin diagram of 74ls00 74ls163 function table GD54/74LS163A GD54/74LS163A abstract
datasheet frame

Extended Electronics Archive (Experimental)

Abstract Saved from Date Saved File Size Type Download
Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer.
 
MODULE adder24 TITLE '24-bit adder' " " Notes "This design is a 24-bit adder with output registers. It implements the "Lattice macro F3ADD in Abel macro's. Propagate/generate are implemented "with simple Boolean equations. Three levels are required. The challenge "in going beyond 24 bits is the 16-input limit imposed by the Lattice "architecture on the number of inputs to the equation for the highest order "carry in. Nodes are preserved to
www.datasheetarchive.com/files/lattice/encyclo/pdf/an8007.txt
Lattice 11/08/1997 17.18 Kb TXT an8007.txt
_temp_qd[18]; new_temp_qd[4] = old_temp_qd[14] ^ old_temp_qd[19]; new_temp_qd[5] = old_temp_qd[15] ^ old _temp_qd[5]; new_temp_qd[14] = old_temp_qd[6]; new_temp_qd[15] = old_temp_qd[7]; new_temp_qd[16] = old _temp_qd[11]; new_temp_qd[20] = old_temp_qd[12]; new_temp_qd[21] = old_temp_qd[13]; new_temp_qd[22] = old_temp_qd[14]; qd[i+1] = new_temp_qd ; end end assign q_fix = {qd[2], qd[1]} ; always @ (posedge clk
www.datasheetarchive.com/download/55643034-996015ZC/xapp652.zip (pn23_2shift.v)
Xilinx 18/06/2004 45.89 Kb ZIP xapp652.zip
* MAX9602 MAX9602 MAX9602 MAX9602 MACROMODEL * - * Revision 0, 11/2003 * - * MAX9602 MAX9602 MAX9602 MAX9602 is a ultra-high-speed quad comparator with extremely low * propogation delay(500 ps). The outputs are complimentary digital * signals, compatible with PECL systems. * - * Connections * 1 = INA+ * 2 = INA- * 3 = VEE * 4 = INB+ * 5 = INB- * 6 = VCC * 7 = INC+ * 8 = INC- * 9 = VEE * 10 = IND+ * 11 = IND- * 12 = VCC * 13 = QD_ * 14
www.datasheetarchive.com/files/maxim/modeling-simulation/spice/comparators/macro/max9602.fam
Maxim 04/10/2012 2.48 Kb FAM max9602.fam
+ * 11 = IND- * 12 = VCC * 13 = QD_ * 14 = QD * 15 = VCCOD * 16 = QC_ * 17 = QC * 18
www.datasheetarchive.com/files/maxim/modeling-simulation/spice/comparators/orcad/max9602.lib
Maxim 21/06/2004 1.99 Kb LIB max9602.lib
f "noname"; #file 0 f " "; #file 1 f "c:\synplicity\synplify_70\lib\xilinx\virtex2p.v"; #file 2 f " "; #file 3 f " "; #file 4 f " "; #file 5 f " "; #file 6 f "c:\xilinx\v2pdk\source\hw\veri
www.datasheetarchive.com/download/70419997-996008ZC/xapp640.zip (top.srd)
Xilinx 30/07/2002 9501.22 Kb ZIP xapp640.zip