PEEL22LV10AZ |
|
Anachip
|
12 inputs 10 I/Os 10 registers 12 configurable macro cells 24/28 pins 2.7-3.6V zero power SPLD |
|
Original |
PDF
|
PEEL22LV10AZ-25 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZJ-25 |
|
Anachip
|
-0.5 to 6.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22LV10AZJ-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22LV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 28-LDCC |
|
Original |
PDF
|
PEEL22LV10AZJ-25L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZJI-35 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZP-25 |
|
Anachip
|
-0.5 to 6.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22LV10AZP-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22LV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-DIP |
|
Original |
PDF
|
PEEL22LV10AZP-25L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZPI-35 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZS-25 |
|
Anachip
|
-0.5 to 6.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22LV10AZS-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22LV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-SOIC |
|
Original |
PDF
|
PEEL22LV10AZS-25L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZSI-35 |
|
Integrated Circuit Technology
|
SPLD, PEEL22LV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 35 Speed Grade, 24-SOIC |
|
Original |
PDF
|
|
PEEL22LV10AZT-25 |
|
Anachip
|
-0.5 to 6.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22LV10AZT-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22LV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-TSSOP |
|
Original |
PDF
|
PEEL22LV10AZT-25L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22LV10AZTI-25 |
|
Integrated Circuit Technology
|
25ns CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22LV10AZTI-35 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|