NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
PACS1284-06 IEC1000-4-2 PACS1284-06Q/T PACS1284-06Q/R PACS1284-06Q C1380800 - Datasheet Archive
CALIFORNIA MICRO DEVICES P/AcitveTM IEEE 1284 ECP/EPP Termination Network Features Applications · Single chip IEEE 1284
PACS1284-06 PACS1284-06 CALIFORNIA MICRO DEVICES P/AcitveTM IEEE 1284 ECP/EPP Termination Network Features Applications · Single chip IEEE 1284 parallel port termination · ECP/EPP Parallel Port termination · 28 pin QSOP package, smallest physical solution · PC Peripherals · 17 terminating lines in a single package · Notebook and Desktop computers · In system ESD protection to 8KV, HBM · Engineering Workstations and Servers · In system ESD protection to 4KV per IEC1000-4-2 IEC1000-4-2 · Protects downstream devices to 30V Product Description California Micro Devices' PACS1284-06 PACS1284-06 Parallel Port Termination Network provides a complete integrated solution for the entire IEEE 1284 interface in a single QSOP package. Advanced, enhanced high-speed parallel ports, conforming to the IEEE 1284 standard, are used to provide communications with external devices such as tape back-up drives, ZIP drives, printers, parallel port SCSI adapters, external LAN adapters, scanners, video capture, and other PC peripherals. These advanced ports support bi-directional transfers to 2MB/sec. To effectively support these higher transfer data rates, the IEEE 1284 standard recommends a combined termination, pull-up filter network between the driver/receiver and the cable at both ends of the parallel port interface. In addition, government EMC compatibility requirements impose strict filtering on the parallel port. California Micro Devices' PACS1284-06 PACS1284-06 Parallel Port Termination Network addresses all of these requirements by provid- ing a seventeen line, IEEE 1284 compliant network in a thin film integrated circuit. The device provides a complete parallel port termination solution for space critical applications by integrating a total of 43 discrete components. In addition, all I/O pins are ESD protected for contact discharges up to 4KV per the Human Body Model. However, the output pins of the device which have the highest probability of exposure to ESD pulses are protected to 8KV, HBM, thereby providing the necessary robustness for the port's application environment. California Micro Devices' P/Active technology provides high reliability and low cost through manufacturing efficiency. The resistors and capacitors are fabricated using proprietary state-of-the-art thin film technology. California Micro Devices' solution is silicon-based and has the same reliability characteristics as today's integrated circuits. SCHEMATIC CONFIGURATION S TA N D A R D PA R T O R D E R I N G I N F O R M AT I O N Package Ordering Part Number Pins Style Tubes Tape & Reel Part Marking 28 QSOP PACS1284-06Q/T PACS1284-06Q/T PACS1284-06Q/R PACS1284-06Q/R PACS1284-06Q PACS1284-06Q C1380800 C1380800 © 2000 California Micro Devices Corp. All rights reserved. 8/25/2000 215 Topaz Street, Milpitas, California 95035 Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com 1 PACS1284-06 PACS1284-06 CALIFORNIA MICRO DEVICES S TA N D A R D S P E C I F I C AT I O N S S TA N D A R D VA L U E S Ab s o l u t e To l e r a n c e ( R) ±10% R1 () ) R1 () ) R1 () ) R1 () ) Ab s o l u t e To l e r a n c e ( C) ±20% 1K 39 5.1K 150pF Op e r a t i n g Te mp e r a t u r e Ra n g e 0°C to 70°C V CC 6V Max Powe r Ra t i n g / Re s i s t o r 100mW M a x i mu m L e a k a g e C u r r e n t ( @V CC M a x ) 1µA @ 25°C Si g n a l Cl a mp Vo l t a g e : Po s i t i ve Cl a mp N e g a t i ve C l a m p >6V