LM339 LM239 LM2901 LM2901V NCV2901 MC3302 LM239/LM339/LM2901 LM339/D LM239/339 - Datasheet Archive

 

LM2901V, NCV2901, MC3302 Quad Single Supply Comparators These comparators are designed for use in level detection, low­level

 

LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 Quad Single Supply Comparators These comparators are designed for use in level detection, low­level sensing and memory applications in consumer, automotive, and industrial electronic applications. · Single or Split Supply Operation · Low Input Bias Current: 25 nA (Typ) · Low Input Offset Current: ±5.0 nA (Typ) · Low Input Offset Voltage · Input Common Mode Voltage Range to Gnd · Low Output Saturation Voltage: 130 mV (Typ) @ 4.0 mA · TTL and CMOS Compatible · ESD Clamps on the Inputs Increase Reliability without Affecting Device Operation http://onsemi.com SO­14 D SUFFIX CASE 751A 14 1 PDIP­14 N, P SUFFIX CASE 646 14 1 MAXIMUM RATINGS Rating Power Supply Voltage LM239/LM339/LM2901 LM239/LM339/LM2901, V MC3302 MC3302 Input Differential Voltage Range LM239/LM339/LM2901 LM239/LM339/LM2901, V MC3302 MC3302 Input Common Mode Voltage Range Symbol VCC Value Vdc +36 or ±18 +30 or ±15 Output 2 Vdc 36 30 VICMR ­0.3 to VCC Output Short Circuit to Ground (Note 1.) ISC Continuous Power Dissipation @ TA = 25°C Plastic Package Derate above 25°C PD Junction Temperature TJ Operating Ambient Temperature Range LM239 LM239 MC3302 MC3302 LM2901 LM2901 LM2901V LM2901V, NCV2901 NCV2901 LM339 LM339 Storage Temperature Range Vdc TA September, 2001 ­ Rev. 5 14 Output 3 Output 1 2 13 Output 4 3 12 Gnd - Input 1 4 11 + Input 4 10 - Input 4 9 + Input 3 8 - Input 3 + Input 1 1.0 8.0 W mW/°C 150 °C °C ­25 to +85 ­40 to +85 ­40 to +105 ­40 to +125 0 to +70 ­65 to +150 5 - Input 2 6 + Input 2 7 * 1 ) 4 ) * *2 ) 3 ) * (Top View) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet. °C 1. The maximum output current may be as high as 20 mA, independent of the magnitude of VCC. Output short circuits to VCC can cause excessive heating and eventual destruction. © Semiconductor Components Industries, LLC, 2001 1 VCC VIDR Tstg PIN CONNECTIONS Unit 1 DEVICE MARKING INFORMATION See general marking information in the device marking section on page 6 of this data sheet. Publication Order Number: LM339/D LM339/D LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 VCC - Input + Input Output Gnd NOTE: Diagram shown is for 1 comparator. Figure 1. Circuit Schematic ELECTRICAL CHARACTERISTICS (VCC = +5.0 Vdc, TA = +25°C, unless otherwise noted) LM239/339 LM239/339 LM2901/2901V LM2901/2901V MC3302 MC3302 Symbol Min Typ Max Min Typ Max Min Typ Max Unit Input Offset Voltage (Note 3.) VIO ­ ±2.0 ±5.0 ­ ±2.0 ±7.0 ­ ±3.0 ±20 mVdc Input Bias Current (Notes 3., 4.) (Output in Analog Range) IIB ­ 25 250 ­ 25 250 ­ 25 500 nA IIO ­ ±5.0 ±50 ­ ±5.0 ±50 ­ ±3.0 ±100 nA VICMR 0 ­ VCC ­1.5 0 ­ VCC ­1.5 0 ­ VCC ­1.5 V ­ ­ 0.8 1.0 2.0 2.5 ­ ­ 0.8 1.0 2.0 2.5 ­ ­ 0.8 1.0 2.0 2.5 AVOL 50 200 ­ 25 100 ­ 25 100 ­ V/mV Large Signal Response Time VI = TTL Logic Swing, Vref = 1.4 Vdc, VRL = 5.0 Vdc, RL = 5.1 k ­ ­ 300 ­ ­ 300 ­ ­ 300 ­ ns Response Time (Note 5.) VRL = 5.0 Vdc, RL = 5.1 k ­ ­ 1.3 ­ ­ 1.3 ­ ­ 1.3 ­ µs Output Sink Current VI (­) +1.0 Vdc, VI(+) = 0, VO 1.5 Vdc ISink 6.0 16 ­ 6.0 16 ­ 6.0 16 ­ mA Saturation Voltage VI(­) +1.0 Vdc, VI(+) = 0, Isink 4.0 mA Vsat ­ 130 400 ­ 130 400 ­ 130 500 mV Output Leakage Current VI(+) +1.0 Vdc, VI(­) = 0, VO = +5.0 Vdc IOL ­ 0.1 ­ ­ 0.1 ­ ­ 0.1 ­ nA Characteristic Input Offset Current (Note 3.) Input Common Mode Voltage Range Supply Current RL = (For All Comparators) RL = , VCC = 30 Vdc Voltage Gain RL 15 k, VCC = 15 Vdc ICC mA 2. (LM239 LM239) Tlow = ­25°C, Thigh = +85° (LM339 LM339) Tlow = 0°C, Thigh = +70°C (MC3302 MC3302) Tlow = ­40°C, Thigh = +85°C (LM2901 LM2901) Tlow = ­40°C, Thigh = +105° (LM2901V LM2901V) Tlow = ­40°C, Thigh = +125°C (NCV2901 NCV2901) Tlow = ­40°C, Thigh = +125°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control. 3. At the output switch point, VO ] 1.4 Vdc, RS 100 5.0 Vdc VCC 30 Vdc, with the inputs over the full common mode range (0 Vdc to VCC ­1.5 Vdc). 4. The bias current flows out of the inputs due to the PNP input stage. This current is virtually constant, independent of the output state. 5. The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger signals, 300 ns is typical. http://onsemi.com 2 LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 PERFORMANCE CHARACTERISTICS (VCC = +5.0 Vdc, TA = Tlow to Thigh [Note 6.]) LM239/339 LM239/339 LM2901/2901V LM2901/2901V Symbol Min Typ Max Min Typ Input Offset Voltage (Note 7.) VIO ­ ­ ±9.0 ­ Input Bias Current (Notes 7., 8.) (Output in Analog Range) IIB ­ ­ 400 ­ Characteristic MC3302 MC3302 Max Min Typ Max Unit ­ ±15 ­ ­ 500 ­ ­ ±40 mVdc ­ 1000 nA IIO ­ ­ ±150 ­ ­ ±200 ­ ­ ±300 nA VICMR 0 ­ VCC ­2.0 0 ­ VCC ­2.0 0 ­ VCC ­2.0 V Saturation Voltage VI(­) +1.0 Vdc, VI(+) = 0, Isink 4.0 mA Vsat ­ ­ 700 ­ ­ 700 ­ ­ 700 mV Output Leakage Current VI(+) +1.0 Vdc, VI(­) = 0, VO = 30 Vdc IOL ­ ­ 1.0 ­ ­ 1.0 ­ ­ 1.0 µA Differential Input Voltage All VI 0 Vdc VID ­ ­ VCC ­ ­ VCC ­ ­ VCC Vdc Input Offset Current (Note 7.) Input Common Mode Voltage Range 6. (LM239 LM239) Tlow = ­25°C, Thigh = +85° (LM339 LM339) Tlow = 0°C, Thigh = +70°C (MC3302 MC3302) Tlow = ­40°C, Thigh = +85°C (LM2901 LM2901) Tlow = ­40°C, Thigh = +105° (LM2901V LM2901V) Tlow = ­40°C, Thigh = +125°C (NCV2901 NCV2901) Tlow = ­40°C, Thigh = +125°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control. 7. At the output switch point, VO ] 1.4 Vdc, RS 100 5.0 Vdc VCC 30 Vdc, with the inputs over the full common mode range (0 Vdc to VCC ­1.5 Vdc). 8. The bias current flows out of the inputs due to the PNP input stage. This current is virtually constant, independent of the output state. 9. The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger signals, 300 ns is typical. + VCC Vin + VCC R3 10 k Rref Rref 10 k - R1 R2 R1 Vref VO + Vref 10k + VCC 1.0 M Vref [ R3 Rref + R1 R1 / / Rref R1/ / Rref + R2 VO + 10 k VCC R1 1.0 M R3 ] R1 / / Rref / / R2 VH = R2 Vin 10 k Vref = VCC R1 Rref + R1 R2 [ R1 / / Rref Amount of Hysteresis VH R2 VH = [(V -V ] R2 + R3 O(max) O(min) [VO(max) - VO(min)] R2 Rref / / R1 Figure 2. Inverting Comparator with Hystersis Figure 3. Noninverting Comparator with Hysteresis http://onsemi.com 3 LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 1.40 48 42 I IB, INPUT BIAS CURRENT (nA) 1.20 1.00 0.80 0.60 -50 -25 0 25 50 75 TA, AMBIENT TEMPERATURE (°C) 100 TA = -55° C 36 TA = +25° C 30 24 TA = +125°C 18 12 6.0 0 125 0 4.0 8.0 12 16 20 24 VCC, POWER SUPPLY VOLTAGE (Vdc) Figure 4. Normalized Input Offset Voltage 28 Figure 5. Input Bias Current 8.0 IO, OUTPUT CURRENT (mA) NORMALIZED OFFSET VOLTAGE Typical Characteristics (VCC = 15 Vdc, TA = +25°C (each comparator) unless otherwise noted.) 7.0 TA = +25° C 6.0 TA = -55° C 5.0 TA = +125°C 4.0 3.0 2.0 1.0 0 100 0 200 300 400 500 Vsat, OUTPUT SATURATION VOLTAGE (mV) Figure 6. Output Sink Current versus Output Saturation Voltage VCC RS Vin Vref R1 + VCC 4.0 V 10 k 100 k RL - + C - VCC RS = Source Resistance R1 ] RS Device VCC (V) RL Logic CMOS 1/4 MC14001 MC14001 +15 100 TTL 1/4 MC7400 MC7400 +5.0 10 k R1 VO + R2 R3 330 k R4 330 k 330 k VCC T1 T2 T1 = T2 = 0.69 RC 7.2 f[ C(µF) R2 = R3 = R4 R1 [ R2 // R3 // R4 Figure 7. Driving Logic Figure 8. Squarewave Oscillator http://onsemi.com 4 32 LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 APPLICATIONS INFORMATION addition of positive feedback (< 10 mV) is also recommended. It is good design practice to ground all unused input pins. Differential input voltages may be larger than supply voltages without damaging the comparator's inputs. Voltages more negative than ­300 mV should not be used. These quad comparators feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitively coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (VOL to VOH). To alleviate this situation input resistors < 10 k should be used. The +15 V R1 8.2 k R4 220 k D1 6.8 k R2 Vin R5 220 k 10 k * ) 15 k R3 Vin(min) 0.4 V peak for 1% phase distortion (). VO Vin Vin(min) VCC 10 M * Vin D1 prevents input from going negative by more than 0.6 V. R1 + R2 = R3 R5 for small error in zero crossing R3 10 + VEE 10 k VO VCC VO VEE Figure 9. Zero Crossing Detector (Single Supply) Figure 10. Zero Crossing Detector (Split Supplies) http://onsemi.com 5 LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 ORDERING INFORMATION Package Shipping LM239D LM239D Device SO­14 55 Units/Rail LM239DR2 LM239DR2 SO­14 2500 Units/Tape & Reel LM239N LM239N PDIP­14 25 Units/Rail LM339D LM339D SO­14 55 Units/Rail LM339DR2 LM339DR2 SO­14 2500 Units/Tape & Reel LM339N LM339N PDIP­14 25 Units/Rail LM2901D LM2901D SO­14 55 Units/Rail LM2901DR2 LM2901DR2 SO­14 2500 Units/Tape & Reel PDIP­14 25 Units/Rail SO­14 2500 Units/Tape & Reel PDIP­14 25 Units/Rail NCV2901DR2 NCV2901DR2 SO­14 2500 Units/Tape & Reel MC3302D MC3302D SO­14 55 Units/Rail MC3302DR2 MC3302DR2 SO­14 2500 Units/Tape & Reel PDIP­14 25 Units/Rail LM2901N LM2901N LM2901VDR2 LM2901VDR2 LM2901VN LM2901VN MC3302P MC3302P MARKING DIAGRAMS PDIP­14 N, P SUFFIX CASE 646 14 14 LM339N LM339N AWLYYWW 1 14 LM239N LM239N AWLYYWW 1 14 LM2901N LM2901N AWLYYWW 1 14 LM2901VN LM2901VN AWLYYWW MC3302P MC3302P AWLYYWW 1 1 SO­14 D SUFFIX CASE 751A 14 14 LM339D LM339D AWLYWW 1 14 LM239D LM239D AWLYWW 1 14 LM2901D LM2901D AWLYWW 1 14 LM2901VD LM2901VD AWLYWW 1 A = Assembly Location WL = Wafer Lot YY, Y = Year WW = Work Week *This marking diagram also applies to NCV2901 NCV2901. http://onsemi.com 6 * MC3302D MC3302D AWLYWW 1 LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 PACKAGE DIMENSIONS PDIP­14 P SUFFIX CASE 646­06 ISSUE M 14 8 1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. 7 B A F DIM A B C D F G H J K L M N L N C ­T­ SEATING PLANE J K H D 14 PL G M 0.13 (0.005) INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.290 0.310 -10_ 0.015 0.039 MILLIMETERS MIN MAX 18.16 18.80 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.37 7.87 -10_ 0.38 1.01 M SO­14 D SUFFIX CASE 751A­03 ISSUE F NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. ­A­ 14 8 ­B­ 1 P 7 PL 0.25 (0.010) 7 G M B M F R X 45 _ C ­T­ SEATING PLANE D 14 PL 0.25 (0.010) M T B J M K S A S http://onsemi.com 7 DIM A B C D F G J K M P R MILLIMETERS MIN MAX 8.55 8.75 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.337 0.344 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.228 0.244 0.010 0.019 LM339 LM339, LM239 LM239, LM2901 LM2901, LM2901V LM2901V, NCV2901 NCV2901, MC3302 MC3302 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303­675­2175 or 800­344­3860 Toll Free USA/Canada Fax: 303­675­2176 or 800­344­3867 Toll Free USA/Canada Email: ONlit@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4­32­1 Nishi­Gotanda, Shinagawa­ku, Tokyo, Japan 141­0031 Phone: 81­3­5740­2700 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. N. American Technical Support: 800­282­9855 Toll Free USA/Canada http://onsemi.com 8 LM339/D LM339/D