| Fulltext Datasheet Results |
1 - 50 of about 760 for MS3 |
 |
First line: CV7334* Texas Instruments Power Absolute Maximum Collector Commercial Case Ratings Current Min. Approval Comments Number Outline Polarity Authority min. max. CV7333 2S025 2000 Watts MESA Abstract: .. mA MHz CV7333 CV7333 2S025 2S025 M S3 NPN 150 60 10 30 120 2000 8 RRE 100 Watts MESA CV7334 CV7334 2S026 2S026 MS3 NPN 200 100 10 30 120 2000 8 RRE 100 Watts MESA CV7629 CV7629 2S024 2S024 MS3 NPN 100 32 10 30 120 2000 8 RRE 100Vyatts 100Vyatts MESA CV7061 CV7061 .. Tags: CV7334* datasheet abstract.. |
41.16 Kb |
1 Pages |
OCR Scan |
 |
 |
|
 |
First line: PowDec Technologies, Inc. Model WP10150E Date: November 2010 Specifications Approval ============================= Abstract: .. Tel: 02 26942760 Fax: 02 26942753 E-mail:powdec@ms3.hinet.net. Page 1. Specifications For Approval ============================= To: Customer P/N: Model NO.: WP10150E WP10150E . Customer Signature .. Tags: WP10150E |
163.87 Kb |
6 Pages |
Original |
 |
 |
|
 |
First line: PowDec Technologies, Inc. Model WP10150W Date: November 2010 Specifications Approval ============================= Abstract: .. Tel: 02 26942760 Fax: 02 26942753 E-mail:powdec@ms3.hinet.net. Page 1. Specifications For Approval ============================= To: Customer P/N: Model NO.: WP10150W WP10150W . Customer Signature .. Tags: WP10150W |
163.82 Kb |
6 Pages |
Original |
 |
 |
|
 |
First line: 476M SYMBOLS CODES EXPLAINED Channel SILICON FIELD EFFECT TRANSISTORS )_[BVdss IBVgssJ Idss Vgs=0& Vds>Vp jyi_ GERMANIUM PNP| GERMANIUM NPN110. SILICON PNP|ll. SILICON High Power Transistors 40UC Abstract: .. 10m 150 2.0 10 30 500m 500m DA T03 C0 57 2N1250 2N1250 /1 450m 450m s 5.0 60 10 60 10m 120 2.0 —15_ 60 2.5Mt 25 900n 900n MS3 58 STC1550 STC1550 450m 450m $ 85 0 SJ 3.0 10 40 10m 150 1.0 12 36 750m 750m DA MT10 MT10 59 STC1551 STC1551 450m 450m $ 85 0 SJ 3.0 10 60 10m 150 1.0 .. Tags: 476M 2N2908 434M datasheet abstract.. |
215.12 Kb |
2 Pages |
OCR Scan |
 |
 |
|
 |
First line: 400EP14D* K4000001 k4000004* Quartz Crystals Matching Transformers Miniature Tuning Fork Quartz Crystals Specification Model Nominal Tolerance Temperature Load Series Shunt Drive Stability Capacitance Resistance Capacitance Level 12.5 35,000 0.001 12.5 35,000 0.001 Number Frequency S40000 40,000 S32 Abstract: .. P.O. Box 1-70 Chung Ho, Taiwan, ROC;E-mail: prowave@ms3.hinet.net;Tel: 886-2-22465101 5 lines , 22459774;Fax: 886-2-22465105. http://www.s2.com.tw ; http://www.prowave.com.tw. S. .. Tags: k4000004* 400EP14D* K4000001* S40000 S32768 k4000004 K4000001 400EP14D S40000 S32768 |
35.87 Kb |
1 Pages |
Original |
 |
 |
|
 |
First line: SVM7970C Series PF295-06 Multi-Melody Double Sound Sources Dynamic Speaker Drive Digital Envelope Built Words Melody Tunes Max., Tunes Abstract: .. -18pin -18pin TST C : VDD OSC1 [ 2 17 H CHK OSC2 [ 3 16 H STP MS1 [ 4 15 H OUT2 MS2 [ 5 14 ] OUT1 MS3 [ 6 13 ]PI MT [ 7 12 n MO B/E [ 8 11 n ENV1 NC Vss : 9 10 H ENV2 NC NC : No Connection Pin No. Symbol Pulldown Function 1 TST Provided .. Tags: datasheet abstract.. |
398.7 Kb |
7 Pages |
OCR Scan |
 |
 |
|
 |
First line: SVM7970C Series PF295-06 Multi-Melody Double Sound Sources Dynamic Speaker Drive Digital Envelope Built Words Melody Tunes Max., Tunes Abstract: .. — 15 Input current "1 " Iih3 Vdd=1-5V Serial trigger selection 1.5 — 15 Terminals MS2, MS3 Vih3=Vdd Binary code selection Binary code/serial trigger selection Play 1.5 — 15 M-A Input current .. Tags: datasheet abstract.. |
226.05 Kb |
7 Pages |
OCR Scan |
 |
 |
|
 |
First line: fvx2-p3.5 fv1.25-m4 FV2-YS3A FLVDDF2-250A FVDDF2-187A-5 Tape-on terminals splices RING TONGUE TERMINAL Terminals mounted transparent tape crimped efficiently specially-designed automatic crimping machine. addition, high uniform crimping ensured since terminals crimped fixed position. identify tape-m Abstract: .. FV1.25-MS3. FV1.25-M3 25-M3 . FV1.25-L3 25-L3 . FV1.25-M4 25-M4 . FV1.25-4. FV1.25-5. FV1.25-6. FV1.25-8. FV1.25-10 .. FVL1.25-MS3. FVL1.25-M3 25-M3 . FVL1.25-M4 25-M4 . FVL1.25-4. FVL1.25-5. N1.25-3.7. N1.25-MS3. N1.25-M3 25-M3 . N1.25 .. Tags: FLVDDF2-250A FV2-YS3A fvx2-p3.5 S042P IM 9720 RT314005 SCHRACK FVDDF2-250A FVDDF2-187A-5 FVDDF1.25-250B fv1.25-m4 FV1.25-5 fnd5* FLVDDF2-187A-8-TOR FLVDDF1.25-187A-5* 2216 datasheet abstract.. |
40.67 Kb |
4 Pages |
Original |
 |
 |
|
 |
First line: JST V1.25 FLVDDF2-187A-8-TOR Tape-on terminals splices RING TONGUE TERMINAL Terminals mounted transparent tape crimped efficiently specially-designed automatic crimping machine. addition, high uniform crimping ensured since terminals crimped fixed position. identify tape-mounted terminals, "T Abstract: .. FVL1.25-MS3. FVL1.25-M3 25-M3 . FVL1.25-M4 25-M4 . FVL1.25-4. FVL1.25-5. N1.25-3.7. N1.25-MS3. N1.25-M3 25-M3 . N1.25 .. FVD1.25-MS3. FVD1.25-M3 25-M3 . FVD1.25-M4 25-M4 . FVD1.25-4. FVD1.25-5. FVD1.25-6. FND1.25-2. FND1.25-M3 25-M3 .. Tags: FLVDDF2-187A-8-TORÂ JST V1.25Â datasheet abstract.. |
76.02 Kb |
3 Pages |
Original |
 |
 |
|
 |
First line: Tape-on terminals splices RING TONGUE TERMINAL Terminals mounted transparent tape crimped efficiently specially-designed automatic crimping machine. addition, high uniform crimping ensured since terminals crimped fixed position. identify tape-mounted terminals, "TOR" affixed parts numbers Abstract: .. FV1.25-MS3. FV1.25-M3 25-M3 . FV1.25-L3 25-L3 . FV1.25-M4 25-M4 . FV1.25-4. FV1.25-5. FV1.25-6. FV1.25-8. FV1.25-10 .. FVL1.25-MS3. FVL1.25-M3 25-M3 . FVL1.25-M4 25-M4 . FVL1.25-4. FVL1.25-5. N1.25-3.7. N1.25-MS3. N1.25-M3 25-M3 . N1.25 .. Tags: S042P IM 9720 RT314005 SCHRACK JST V1.25 FVDDM1.25-250 FVDDF2-250A FVDDF2-187A-5 FVDDF1.25-250B FVDDF1.25-250A FVDDF1.25-187A-5 fv1.25-m4 FV1.25-5 datasheet abstract.. |
62.38 Kb |
4 Pages |
Original |
 |
 |
|
 |
First line: CV7334 CV7334* CV7333 V7333 Metal Power Case Outlines 2-54 "ti? Abstract: .. mA MHz CV7333 CV7333 2S025 2S025 MS3 NPN 150 60 10 30 120 2000 8 RRE 100 Watts MESA CV7334 CV7334 2S026 2S026 MS3 NPN 200 100 10 30 120 2000 8 RRE 100 Watts MESA CV7629 CV7629 2S024 2S024 MS3 NPN 100 32 10 30 120 2000 8 RRE lOOVyatts MESA CV7061 CV7061 .. Tags: V7333 CV7333 CV7334* CV7334 datasheet abstract.. |
86.86 Kb |
1 Pages |
OCR Scan |
 |
 |
|
 |
First line: 7970 CMOS MULTI-MELODY 0SC1 OSC2 Abstract: .. 364 7970 CMOS MULTI-MELODY IC. TST C 0SC1 C OSC2 C MSI MS2 MS3 MT B/E Vss □ VDD □ CHK □ STP □ OUT2 □ OUT1 □ PI □ MO □ ENVI N.C □ ENV2 N.C ■ SfiÈ m toi1! IC 11 640 7V7 e mu SP ose CR/ h'Jtf VCk/Wwiï it ■ IC. ZoiOgSSr .. Tags: datasheet abstract.. |
79.37 Kb |
2 Pages |
OCR Scan |
 |
 |
|
 |
First line: BLY48 TIP27 Silicon Power Transistors Consumer Power Type TIP14 TIP24 TIP27 Case TABPAC TABPAC TABPAC Construction (see note Maximum Ratings Tease Charac teristics Tcase VCE(SAT) Min. Max. VCBO VCEO VEBO (DC) Ptot Min. Max. 0-15 Max. Industrial Power BLY47A BLY48A BLY49A BLY50A BLY47 BLY48 BLY49 BLY Abstract: .. 0-75 0-75 0-75 0-75 0-75 0-75 0-75 15 15 15 15 15 15 15 15 2 0 20 20 2 0 20 20 2.0 20 NPN 2S024 2S024 MS3 3DM 100 32 10 7-5 100 20 20 20 0-2 0-8 10 20 Professional 2S025 2S025 MS3 3DM 150 60 10 7-5 100 20 20 — 20 0-2 0-8 10 20 Power .. Tags: TIP27 BLY48 datasheet abstract.. |
61.26 Kb |
1 Pages |
OCR Scan |
 |
 |
|
 |
First line: 7970 CMOS MULTI-MELODY 0SC1 OSC2 Abstract: .. 364 7970 CMOS MULTI-MELODY IC. TST C 0SC1 C OSC2 C MSI MS2 MS3 MT B/E Vss □ VDD □ CHK □ STP □ OUT2 □ OUT1 □ PI □ MO □ ENVI N.C □ ENV2 N.C ■ SfiÈ m toi1! IC 11 640 7V7 e mu SP ose CR/ h'Jtf VCk/Wwiï it ■ IC. ZoiOgSSr .. Tags: datasheet abstract.. |
55.15 Kb |
1 Pages |
OCR Scan |
 |
 |
|
 |
First line: SD 338 MS3-1® MS3-2® 115.2 kbps infrared transceiver module INTRODUCTION: series from Novalog IrDA compliant 115.2 kbps infrared transceiver module ideal power sensitive personal data transfer applications. Setting industry benchmark will operate with widest available supply voltage range, 1 Abstract: .. www.novalog.com page 1 Nov 2002. MS3-1 MS3-2 . IRTX. IRRX. SD. VDD. GND. Anode 1. 2. 3. 4. 5. 6. filter. Vss. Internal Bias/Shutdown. Driver. IrLED. PIN. Figure 1: MS3 Block Diagram. INTRODUCTION: The MS3 series from .. Tags: SD 338 irled transmitter EN60825-1 |
376.56 Kb |
9 Pages |
Original |
 |
 |
|
 |
First line: IC 7447 data sheets DATASHEET OF IC 741 data sheet IC 7447 internal diagram of 7447 IC internal diagram of 7447 IC TIM-LH SuperSenseTM Receiver Module Data Sheet PRELIMINARY! Abstract: .. GPS.G3-MS3-04069-P3 ! !Page 2! your position is our focus. ! Title TIM-LH! Subtitle SuperSenseTM!GPS!Receiver!Module! Doc Type Data!Sheet! PRELIMINARY! Doc Id GPS.G3-MS3-04069-P3! Revision .. Tags: DATASHEET OF IC 741 IC 7447 data sheets U-blox AG TIM-LH-0-000-0* TIM-LH-0-000* TIM-LH-0 TIM-LH SUPERSENSE RECEIVER MODULE TIM-LH* nmea 0183 amplifier internal diagram of 7447 IC IC 7447 data sheet GPS.G3-MS3-01001* data sheet IC 7447 datasheet abstract.. |
269.87 Kb |
15 Pages |
Original |
 |
 |
|
 |
First line: MS4A MS3A PICO Fuse Equivalent Epoxy Coated Axial Lead Available Fast Acting Slow Blow Types RoHS Compliant F-09 Abstract: .. 74−MF3.5A 74−MS3.5A 3.5A F−09. 74−MF4A 74−MS4A 4.0A F−09. 74−MF5A 74−MS5A 5.0A F−09. 74−MF7A 74−MS7A 7.0A F−09. 74−MF10A MF10A 10A F−09. NOTE: All fuses are CSA approved. Fast Acting fuse are UL listed up .. Tags: MS3A MS4A datasheet abstract.. |
498.95 Kb |
1 Pages |
Original |
 |
 |
|
 |
First line: Model DC-DC Miniature Displacement Transducer Model (free unguided armature) dc-dc miniature displacement transducer ideally suited multi-point applications with space constraints provide cost-effective alternative larger, more expensive units. This model compatible with data logging equipment used Abstract: .. Miniature Displacement Transducer Model MS3 DC-DC. DESCRIPTION Model MS3 free unguided armature dc-dc miniature displace-ment transducer is ideally suited for multi-point applications .. Tags: datasheet abstract.. |
304.2 Kb |
4 Pages |
Original |
 |
 |
|
 |
First line: FM/Communication applications RoHS Compliant (Note exemption) L10.7 Abstract: .. L10.7 MS3□. L10.7 MS3A10□. L10.7 MJ□. L10.7 MJA10 MJA10 □. L10.7 MHY□. 330 50. 280 50. 280 50. 230 50. 230 50 .. Tags: L10 7 |
142.06 Kb |
1 Pages |
Original |
 |
 |
|
 |
First line: ST7130 2N389-1 SYMBOLS CODES EXPLAINED Channel SILICON FIELD EFFECT TRANSISTORS )_[BVdss IBVgssJ Idss Vgs=0& Vds>Vp jyi_ GERMANIUM PNP| GERMANIUM NPN110. SILICON PNP|ll. SILICON High Power Transistors 40UC Abstract: .. 1 ST7 1 20 476m0 476m0 S 3.0 45 s!o 35 10m 12 2!Ô 20 SO 5.0 r> MS3 2 ST7130 ST7130 476m0 476m0 3.0 45 8.0 35 10m 12 2.0 20 80 5.0 D MT10 MT10 3 STC1101 STC1101 476m 476m S 6.0 3.0 60 10 40 4.00 1.5 10 50 1.0MÎ 2.0 0 4 STC1102 STC1102 476m 476m S 6.0 3.0 100 10 55 4.00 .. Tags: 2N389-1 ST7130 datasheet abstract.. |
224.2 Kb |
2 Pages |
OCR Scan |
 |
 |
|
 |
First line: TIM-LC-0-000* ARM7 pin configuration TIM-LC-0-000-0 U-blox tim-lc your position focus Title Subtitle Type Revision Index -!(Initial!Release)! Abstract: .. GPS.G3-MS3-03019-D ! !Page 2! your position is our focus. ! Title TIM-LC! Subtitle GPS!Receiver!Module! Doc Type Data!Sheet ! ! Doc Id GPS.G3-MS3-03019-D! Revision Index. Date Name Status .. Tags: U-blox tim-lc ARM7 pin configuration U-blox AG TIM-LC-0-000-0 TIM-LC-0-000* TIM-LC ipc 610 datasheet abstract.. |
501.97 Kb |
15 Pages |
Original |
 |
 |
|
 |
First line: MT8980 ISO-CMOS ST-BUSTM FAMILY MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i Clock 16.388 MHz input TTL compatible - Master clock input at 16.388 MHz 32 ppm for DPLL #2. 9 EN C4o .. Tags: MT8980 MT8940AC MT8940 |
204.38 Kb |
16 Pages |
Original |
 |
 |
|
 |
First line: ISO-CMOS ST-BUSTM FAMILY MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i Clock 16.388 MHz input TTL compatible - Master clock input at 16.388 MHz 32 ppm for DPLL #2. 9 EN C4o .. Tags: MT8940 |
182.23 Kb |
16 Pages |
Original |
 |
 |
|
 |
First line: MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i . Clock 16.388 MHz input TTL compatible -. Master clock input at 16.388 MHz. 32 ppm for. DPLL #2. 9 EN. C4o .. Tags: MT8940 |
492.1 Kb |
19 Pages |
Original |
 |
 |
|
 |
First line: MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i . Clock 16.388 MHz input TTL compatible -. Master clock input at 16.388 MHz. 32 ppm for. DPLL #2. 9 EN. C4o .. Tags: MT8940 |
457.25 Kb |
19 Pages |
Original |
 |
 |
|
 |
First line: ISO-CMOS ST-BUSTM FAMILY MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i Clock 16.388 MHz input TTL compatible - Master clock input at 16.388 MHz 32 ppm for DPLL #2. 9 EN C4o .. Tags: datasheet abstract.. |
187.08 Kb |
16 Pages |
Original |
 |
 |
|
 |
First line: CV7334* bc325 Metal Power Case Outlines 2-54 "ti? Abstract: .. mA MHz CV7333 CV7333 2S025 2S025 MS3 NPN 150 60 10 30 120 2000 8 RRE 100 Watts MESA CV7334 CV7334 2S026 2S026 MS3 NPN 200 100 10 30 120 2000 8 RRE 100 Watts MESA CV7629 CV7629 2S024 2S024 MS3 NPN 100 32 10 30 120 2000 8 RRE lOOVyatts MESA CV7061 CV7061 .. Tags: bc325 CV7334* datasheet abstract.. |
133.62 Kb |
2 Pages |
OCR Scan |
 |
 |
|
 |
First line: 7447 pin configuration DATASHEET OF IC 741 ic 7447 pin configuration LEA-LA Receiver Module Data Sheet PRELIMINARY! Abstract: .. GPS.G3-MS3-04065-P2 ! !Page 2! your position is our focus. ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! The!specifications!in!this!document!are!subject!to!change!at!u-blox'!discretion.!u-blox .. Tags: ic 7447 pin configuration DATASHEET OF IC 741 7447 pin configuration U-blox AG TIM-LC tim-la LEA-LA-0-000-0 LEA-LA internal diagram of 7447 IC IC 7447 photo IC 7447 diagram circuit IC 7447 data sheets ic 7447 GPS.G3-MS3-01001 datasheet abstract.. |
274.4 Kb |
16 Pages |
Original |
 |
 |
|
 |
First line: 0802 TIMING FUNCTION MC10802 Timing Function building block digital processor systems. This circuit contains logic control lines generate system clock phases provides start, stop, diagnostic operations. Each part 4-bits wide connected series greater than four phase clock systems. Timing Function sho Abstract: .. MSO MSI MS2 MS3 5-3 This Material Copyrighted By Its Respective Manufacturer MC10802 MC10802 . TIMING FUNCTION series for greater than four phase clock systems. The Timing Function as shown in the block .. Tags: datasheet abstract.. |
51.2 Kb |
1 Pages |
OCR Scan |
 |
 |
|
 |
First line: Patent #6,327,129 Fully integrated protection Fits 2003 2006 style NIDs Surpasses industry standards Multi-Stage Protection (MSP® High energy handling Quick response 2360 Series Integrated Protection Assembly Abstract: .. The Integrated Protection Assembly combines a Multi-Stage Protector MSP , Telco Network .. Tags: Telcordia GR-1361 Telcordia datasheet abstract.. |
231.81 Kb |
2 Pages |
Original |
 |
 |
|
 |
First line: Ordering number ENN5805 LB1817W Monolithic Digital LB1817W Abstract: .. MS3 bias current IMS 3 V MS3 = 5V 90 135 μA. MS3 Low input voltage VMS3L 0.0 0.8 V. MS3 High input voltage VMS3H 2 VCC V. S/S bias current IS/S 20 μA. S/S Low voltage VS/SL 0.0 0.8 V. S/S High voltage VS/SH 2 V CC .. Tags: sanyo 3 phase motor 5V floppy GFG 34 Fdd spindle motor circuit 110 block pin assignment ENN5805 |
89.68 Kb |
9 Pages |
Original |
 |
 |
|
 |
First line: Abstract: .. Asia-Pacific: TEL +886- 0 2 25624117 FAX +886- 0 2 25624116 Europe: TEL +41-41 7685555 FAX .. Tags: Telcordia GR-1361 Telcordia datasheet abstract.. |
173.1 Kb |
2 Pages |
Original |
 |
 |
|
 |
First line: iVIWlli MS31T MS31W LAMPS MS31 Series lamp with diameter epoxy package. MS31C chip with transparent lens. chip with diffused lens. chip with clear transparent lens. MS31W chip with clear diffused lens. (0.21) 1.0(0.04) Abstract: .. MS3 ID is red chip with red diffused lens. MS3 IT is red chip with clear transparent lens. MS31W is red chip with clear diffused lens. 5.3 0.21 , , i 7 1.0 0.04 J 0.75 0.03 max. 0.5 0.02 " 03.15 .. Tags: datasheet abstract.. |
66.16 Kb |
1 Pages |
OCR Scan |
 |
 |
|
 |
First line: Ordering number ENN5805 LB1817W Abstract: .. MS3 bias current IMS 3 V MS3 = 5V 90 135 ∝A. MS3 Low input voltage VMS3L 0.0 0.8 V. MS3 High input voltage VMS3H 2 VCC V. S/S bias current IS/S 20 ∝A. S/S Low voltage VS/SL 0.0 0.8 V. S/S High voltage VS/SH 2 V CC .. Tags: sanyo 3 phase motor 5V floppy GFG 34 Fdd spindle motor circuit ENN5805 |
220.7 Kb |
9 Pages |
Original |
 |
 |
|
 |
First line: Patent #6,327,129 Fully integrated protection Universal fits Bourns 2003 2006 style NIDs Surpasses industry standards Multi-Stage Protection (MSP®) High energy handling Quick response 2360 Series Integrated Protection Assembly Abstract: .. The Integrated Protection Assembly combines a Multi-Stage Protector MSP , Telco Network .. Tags: Telcordia datasheet abstract.. |
50.16 Kb |
2 Pages |
Original |
 |
 |
|
 |
First line: Ordering number EN4355 SAXYO Monolithic Digital 4355 LB1817M Spindle Motor Driver LB1817M ideal applications requiring low-profile spindle motor driver. Functions Features Abstract: .. MS2 "L" level input voltage VmS2L 0 0.8 V MS2 "H" level input voltage VMS2H 2.0 Vcc V MS3 bias current 'MS Vms = 5V 90 135 HA MS3 "L" level input voltage VMS L 0 0.8 V MS3 "H" level input voltage VMS H .. Tags: datasheet abstract.. |
182.37 Kb |
9 Pages |
OCR Scan |
 |
 |
|
 |
First line: CV 203 iso-cmos family IVIITEL T1/CEPT Digital Trunk Provides clock 1.544 locked input frame pulse Sources CEPT (30+2) Digital Trunk/ST-BUS clock timing signals locked internal external signal compatible logic inputs outputs Uncommitted 2-input NAND gate Single volt power supply power ISO-CMOS techn Abstract: .. input TTL compatible - This input pulled internally to VDD in conjunction with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i Clock 16.388 MHz input .. Tags: CV 203 datasheet abstract.. |
1361.25 Kb |
19 Pages |
OCR Scan |
 |
 |
|
 |
First line: Ordering number EN4355 Monolithic Digital LB1817M Spindle Motor Driver Abstract: .. MS3 bias current IMS3 VMS3 = 5V 90 135 μA MS3 “L” level input voltage VMS3L 0 0.8 V MS3 “H” level input voltage VMS3H 2.0 VCC V S/S bias current IS/S 20 μA S/S “L” level voltage VS/SL 0 0.8 V S/S “H .. Tags: Fdd spindle motor circuit EN4355 LB1817M |
129.12 Kb |
9 Pages |
Original |
 |
 |
|
 |
First line: Multi-Melody Generator cmos sheet music ic melody generator Multi-Melody PF671-02 SVM7100M Series SVM7100M Series Multi-Melody SSC5000Series ltag Loperat Abstract: .. VREG CKS0 CKS1 CKS2 MS0 MS1 MS2 MS3 MT. SS. DD. 1. INDEX. 20. ■ BLOCK DIAGRAM. ■ PACKAGE DIMENSIONS ■ PIN CONFIGURATION. TST5. CKS2 CKS1 CKS0. CKIN/ VREG. OUT. TST4 TST3. TST2 TST1. TST0. MS0 MS1. MS2. MS3. MT PM0. PM1. V V .. Tags: ic melody generator sheet music Multi-Melody Generator cmos IC MUSIC SVM7100M SSC5000Series |
63.47 Kb |
6 Pages |
Original |
 |
 |
|
 |
First line: PF671-02 SVM7100M Series Multi-Melody SSC5000Series ltag Loperat Abstract: .. VREG CKS0 CKS1 CKS2 MS0 MS1 MS2 MS3 MT. SS. DD. 1. INDEX. 20. ■ BLOCK DIAGRAM. ■ PACKAGE DIMENSIONS ■ PIN CONFIGURATION. TST5. CKS2 CKS1 CKS0. CKIN/ VREG. OUT. TST4 TST3. TST2 TST1. TST0. MS0 MS1. MS2. MS3. MT PM0. PM1. V V .. Tags: sheet music Multi-Melody Generator cmos Multi-Melody SVM7100M SSC5000Series |
65.49 Kb |
7 Pages |
Original |
 |
 |
|
 |
First line: TD2425 CRYDOM D2W202F D2W202F D2W203F CRYDDM EUROPE RAIL MOUNT SOLID STATE RELAYS CHOICE YOURS This product selection guide sets advise user achieve best results from SOLID STATE RELAYS when used conjunction with range rail mount hardware. range covers both single phase switching Amps voltages Amps. Abstract: .. input ■ Instantaneous turn-on -10 suffix available ■ MOV option available MS3 PART NUMBER INPUT RANGE LOAD CURRENT RANGE @ 25 C MAXIMUM LOAD CURRENT LOAD VOLTAGE RANGE TRANSIENT VOLTAGE SURGE .. Tags: D2W203F D2W202F CRYDOM D2W202F TD2425 datasheet abstract.. |
509.74 Kb |
6 Pages |
OCR Scan |
 |
 |
|
 |
First line: MT8980 CV 203 MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i . Clock 16.388 MHz input TTL compatible -. Master clock input at 16.388 MHz. 32 ppm for. DPLL #2. 9 EN. C4o .. Tags: CV 203 MT8980 MT8940 |
407.65 Kb |
20 Pages |
Original |
 |
 |
|
 |
First line: ISO-CMOS ST-BUSTM FAMILY MT8940 T1/CEPT Digital Trunk Abstract: .. with MS3 pin 17 selects the minor mode of operation for the DPLL #2. Refer to Table 3. 8 C16i C16i Clock 16.388 MHz input TTL compatible - Master clock input at 16.388 MHz 32 ppm for DPLL #2. 9 EN C4o .. Tags: MT8940 |
131.7 Kb |
19 Pages |
Original |
 |
 |
|
 |
First line: GOULD T1/CEPT Digital Trunk Electronics Preliminary Data Sheet S8940 Provides clock 1.544 locked input frame pulse Sources CEPT Digital Trunk/ST-BUS clock timing signals locked internal external signal compatible logic Inputs outputs Uncommitted 2-input NAND gate Single Volt power supply Abstract: .. • MS3 • MODE SELECTION LOGIC. LJ 1 n INPUT SELECTOR VARIABLE CLOCK CONTROL FRAME PULSE CONTROL 4.096 MHz CLOCK CONTROL 2 048 MHz CLOCK CONTROL ► CVb ► cv i ENc, C4b > C4o > ENC<I ' C2o • C2Ö Pin Connection .. Tags: datasheet abstract.. |
641.57 Kb |
17 Pages |
OCR Scan |
 |
 |
|
 |
First line: CMOS ST-BUSTM FAMILY MT8941 Advanced T1/CEPT Digital Trunk Provides clock 1.544 locked reference clock (frame pulse) Provides CEPT clock 2.048 ST-BUS clock timing signals locked internal external reference clock Typical inherent output jitter (unfiltered)= 0.07 peak-to-peak Typical jitter attenuatio Abstract: .. 7 9 MS2 Mode select-2 input TTL compatible - This input in conjunction with MS3 pin 17 selects the minor mode of operation for DPLL #2. Refer to Table 3. 8 10 C16i C16i 16.384 MHz Clock input TTL .. Tags: MT8941 |
533.16 Kb |
23 Pages |
Original |
 |
 |
|
 |
First line: crystal oscillator 1 MHz 4 pins MT8941B Advanced T1/CEPT Digital Trunk Provides clock 1.544 locked reference clock (frame pulse) Provides CEPT clock 2.048 ST-BUS clock timing signals locked internal external reference clock Typical inherent output jitter (unfiltered)= 0.07 peak-to-peak Typical jitte Abstract: .. 7 9 MS2Mode select-2 input TTL compatible - This input in conjunction with MS3 pin 17 selects the minor mode of operation for DPLL #2. Refer to Table 3. 8 10 C16i16 C16i16 .384 MHz Clock input TTL .. Tags: crystal oscillator 1 MHz 4 pins MT8941B MT8941BE MT8941BP |
423.79 Kb |
27 Pages |
Original |
 |
 |
|
 |
First line: CMOS ST-BUSTM FAMILY MT8941 Advanced T1/CEPT Digital Trunk Provides clock 1.544 locked reference clock (frame pulse) Provides CEPT clock 2.048 ST-BUS clock timing signals locked internal external reference clock Typical inherent output jitter (unfiltered)= 0.07 peak-to-peak Typical jitter attenuatio Abstract: .. 7 9 MS2 Mode select-2 input TTL compatible - This input in conjunction with MS3 pin 17 selects the minor mode of operation for DPLL #2. Refer to Table 3. 8 10 C16i C16i 16.384 MHz Clock input TTL .. Tags: MT8941 |
123.39 Kb |
19 Pages |
Original |
 |
 |
|
 |
First line: CMOS ST-BUS FAMILY MT8941B Advanced T1/CEPT Digital Trunk Provides clock 1.544 locked reference clock (frame pulse) Provides CEPT clock 2.048 ST-BUS clock timing signals locked internal external reference clock Typical inherent output jitter (unfiltered)= 0.07 peak-to-peak Typical jitter attenuation Abstract: .. This input in conjunction with MS3 pin 17 selects. the minor mode of operation for DPLL #2. Refer to Table 3. 8 10 C16i C16i . 16.384 MHz Clock input TTL compatible -. Master clock input for DPLL #2. 9 .. Tags: MT8941B DS5186 |
457.76 Kb |
25 Pages |
Original |
 |
 |
|
 |
First line: CMOS ST-BUSTM FAMILY MT8941B Advanced T1/CEPT Digital Trunk Provides clock 1.544 locked reference clock (frame pulse) Provides CEPT clock 2.048 ST-BUS clock timing signals locked internal external reference clock Typical inherent output jitter (unfiltered)= 0.07 peak-to-peak Typical jitter attenuati Abstract: .. 7 9 MS2 Mode select-2 input TTL compatible - This input in conjunction with MS3 pin 17 selects the minor mode of operation for DPLL #2. Refer to Table 3. 8 10 C16i C16i 16.384 MHz Clock input TTL .. Tags: MT8941BE MT8941B DS5186 |
130.18 Kb |
22 Pages |
Original |
 |
 |
|
 |
First line: CMOS ST-BUSTM FAMILY MT8941 Advanced T1/CEPT Digital Trunk Provides clock 1.544 locked reference clock (frame pulse) Provides CEPT clock 2.048 STBUS clock timing signals locked internal external reference clock Typical inherent output jitter (unfiltered)= 0.07 peak-to-peak Typical jitter attenuation Abstract: .. 7 9 MS2Mode select-2 input TTL compatible - This input in conjunction with MS3 pin 17 selects the minor mode of operation for DPLL #2. Refer to Table 3. 8 10 C16i16 C16i16 .384 MHz Clock input TTL .. Tags: MT8941 |
246.38 Kb |
18 Pages |
Original |
 |
 |
|
| |
Datasheets per page: 50 | 250 | 500 |