500 MILLION PARTS FROM 12000 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

MIPS64 Datasheet

Part Manufacturer Description PDF Type Ordering
MIPS64 20Kc MIPS Technologies Microprocessor, 64-Bit Data Bus, 600|750MHz Processor, 352-BGA
ri

2 pages,
159.24 Kb

Original Buy
datasheet frame
MIPS645Kf LSI Logic Microprocessor, 64-bit Processor Core
ri

2 pages,
52.75 Kb

Original Buy
datasheet frame
MIPS645Kf MIPS Technologies 5Kf Processor Core
ri

45 pages,
152.69 Kb

Original Buy
datasheet frame

MIPS64

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: based on MIPS64TM instruction set architecture (ISA) · Software compatible with BCM1250 BCM1250 and BCM112x · , 10/100/ 1000 MAC FIFO 8 Gbps 4x GMII 8b/16b FIFO The BCM1455 BCM1455 device is an MIPS64 , MIPS64 CPUs, a shared 1-MB L2 cache, a DDR memory controller, and integrated I/O. All major blocks of , Generic Bus & Flash I/O 1 Gbps Implementation of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 ISA that incorporates the MIPS-3D and MIPS-MDMX ... Broadcom
Original
datasheet

2 pages,
111.51 Kb

MIPS64 BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 higig protocol overview memory bandwidth BCM1250 64-BIT TEXT
datasheet frame
Abstract: based on MIPS64® instruction set architecture (ISA) · DDR memory controller · Memory bandwidth , device is a MIPS64 processor core-based system-on-a-chip (SOC) that offers industry-leading performance , Broadcom SB-1 high-performance MIPS64 CPUs, a shared 1-MB L2 cache, a DDR memory controller, and an , system can be run in either big-endian or little-endian mode. Implementation of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 ISA that incorporates the MIPS-3D and ... Broadcom
Original
datasheet

2 pages,
129.12 Kb

memory bandwidth BCM1480 BCM1455 BCM1280 BCM1255 BCM1250 BCM112X MIPS64 memory bus architecture MIPS64 64-BIT TEXT
datasheet frame
Abstract: IFC-8411 IFC-8411 Quad Gigabit Network Processor Card Features  Cavium Octeon® II MIPS64 Processor CN66xx Multi-Core  Up to 4 GB DDR3 Memory  Dedicated HFA/DFA Memory (RegEx pattern search)  Security acceleration engine with expanded algorithms  4x Gigabit Ethernet (RJ45 , . Based on the Cavium Octeon® II CN66xx Multi-Core MIPS64 Processor, the IFC-8411 IFC-8411 includes ample DDR3 , RJ45 GbE RJ45 GbE PHY Cavium Octeon II CN66xx Multi-Core MIPS64 Processor 1 GB DDR3 HFA ... Inforce Computing
Original
datasheet

2 pages,
264.94 Kb

cavium MIPS64 IFC-8411 MIPS64 TEXT
datasheet frame
Abstract: MIPS64 20Kc Processor Core TM Breakthrough 64-bit Performance for Revolutionary SOC Designs The drop-in MIPS64 20KcTM processor core delivers unprecedented integer, floating-point, and 3D , INNOVATION The exceptional integer and floating-point performance of the MIPS64 20Kc core greatly , high-performance SOCs through both foundry and traditional ASIC channels. · The MIPS64TM architecture is widely , U C T B R I E F MIPS64 20Kc Core ALU a ALU b Shifter Multi/Div ... MIPS Technologies
Original
datasheet

2 pages,
159.25 Kb

R20K prefetch "data history table" MIPS32 IEEE754 TSMC 0.18um MIPS64 MIPS Technologies MIPS64 20Kc TEXT
datasheet frame
Abstract: integration, reducing overall system cost · Programming ease and flexibility based on MIPS64TM instruction , BCM1480 BCM1480 device is an MIPS64 processor core-based system-on-achip (SOC) that offers industry-leading , consisting of four Broadcom SB-1 high-performance MIPS64 CPUs, a shared 1-MB L2 cache, a DDR memory , run in either big-endian or little-endian mode. Implementation of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 ISA that incorporates the MIPS-3D and MIPS-MDMX ... Broadcom
Original
datasheet

2 pages,
115.76 Kb

MIPS64 memory bandwidth ge sb1 broadcom mips BCM1480 BCM1455 BCM1280 BCM1255 BCM1250 64-BIT TEXT
datasheet frame
Abstract: SR71010A SR71010A TM MIPS64 SUPERSCALAR MICROPROCESSOR ENGINES FOR THE DIGITAL AGE TM TM The SR71010A SR71010A is a true 2-way superscalar MIPS64 PC gen iTLB BHT buffer i-cache decode register , SR71010A SR71010A includes a high - per formance floating point unit (FPU) that is fully MIPS64 compliant. The FPU , . High performance architecture · Fully MIPS64 Instruction Set Architecture (ISA) compliant True 2 , with split transactions and out-of-order return High-performance floating point TM · Fully MIPS64 ... SandCraft
Original
datasheet

2 pages,
728.95 Kb

SR71010 SR7101 MIPS64 instruction set line-locked ieee intelligent image processing MIPS64 L2 cache L3 cache SR71010A TEXT
datasheet frame
Abstract: CAK-3000 CAK-3000 Octeon Plus CN52xx platform, Up to 10 ports Highly-integrated networking appliance #20; Excellent performance/watt #20; MIPS64 Cavium Octeon 52XX series up to 4 cores and 750MHz #20;Hardware packet processing acceleration and TCP #20; acceleration, including checksum , -3000-7621 CN5220 CN5220 SCP 500MHz GbE/ FE ports Bypass 4/2 2 EZIO Optional MIPS64 Architecture / CAK-3000 CAK-3000 40 MIPS64 Architecture FEATURE - ... Original
datasheet

1 pages,
98.41 Kb

CAK-3000 TEXT
datasheet frame
Abstract: Supervisor mode operation · MIPS64-compatible instruction set Floating-point unit · Fully pipelined IEEE , 333 MHz MIPS64TM 5KfTM 64-bit Processor Core OVERVIEW FEATURES LSI Logic offers the MIPS64 5Kf processor core synthesized onto our Gflx 0.11 micron (drawn) high performance process , Gflx 0.11 micron (drawn) process technology · 64-bit Data and Address Path The MIPS64 5Kf is a 64 , , copiers, set-top boxes, digital television, and digital cameras. The Gflx MIPS64 5Kf core includes a ... LSI Logic
Original
datasheet

2 pages,
52.75 Kb

MIPS32 cache architecture for MIPS 1 MIPS32 application MIPS64 MIPS64TM TEXT
datasheet frame
Abstract: system cost • Programming ease and flexibility based on MIPS64™ instruction set architecture (ISA , /16b FIFO The BCM1455 BCM1455 device is an MIPS64 processor core-based system-on-achip (SOC) that offers , consisting of four Broadcom SB-1 high-performance MIPS64 CPUs, a shared 1-MB L2 cache, a DDR memory , of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 ISA ... Broadcom
Original
datasheet

2 pages,
111.29 Kb

BCM1455 64-BIT TEXT
datasheet frame
Abstract: BCM1125H BCM1125H ® BCM1125H BCM1125H HIGH-PERFORMANCE MIPS PROCESSOR SUMMARY OF BENEFITS FEATURES · · · · · · SB-1 MIPS64TM CPU · Quad-issue in order pipeline; dual execute, dual memory pipes · , Programming ease and flexibility based on MIPS64 ISA Scalable system architecture Broad tools and system , MIPS64 CPU, a shared 256-KB 256-KB L2 cache, a DDR memory controller, and an integrated I/O. All major blocks , of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 ... Broadcom
Original
datasheet

2 pages,
144 Kb

MIPS64 BCM1125H BCM1250 BCM1255 BCM1280 BCM1455 BCM1480 Broadcom HT-2100 1125H BCM5461 TEXT
datasheet frame
Abstract: ease and flexibility based on MIPS64 ISA Scalable system architecture Broad tools and system software , system-on-a-chip consisting of a Broadcom SB-1 high-performance MIPS64 CPU, a shared 128-KB 128-KB L2 cache, a DDR memory , pin-compatible 31-mm BGA package that is pin-compatible with the BCM1125H BCM1125H. Implementation of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 Instruction Set Architecture ... Broadcom
Original
datasheet

2 pages,
126.01 Kb

DSLAM ALU DDR PHY ASIC BCM5461 bcm546 BCM1250 BCM1125H MIPS64 BCM1122 TEXT
datasheet frame
Abstract: RF-330 RF-330 Advanced Packet Optimizing card to enhance your x86 server with MIPS multi-core power Tremendous packet processing power with up to 16 MIPS64 processor cores n Rich built-in security features: compressiondecompression, encryption-decryption, regular expression, pattern matching , SPECIFICATION Processor Cavium OcteonTM CN38XX CN38XX series Multi-core MIPS64® SoCs Form Factor PCI-X board , RF-330 RF-330 - Temperature: -20 to 70°C - Humidity 5% to 95% RH (1) Cavium Processor MIPS64 ... Portwell
Original
datasheet

1 pages,
404.78 Kb

Mini DIMM Socket CN38XX CAVIUM RF-330 MIPS64 CN3860-500 CN3860 TEXT
datasheet frame
Abstract: RMI XLR700 XLR700 Processor Series Next Generation Multiprocessing PRODUCT BRIEF Throughput Optimized MIPS64® Multiprocessors Scalable Processor Solutions Product Overview Block Diagram RMI's 700 , XLR732 XLR732 and XLR716 XLR716 processors integrate up to 32 fine-grain threads from eight MIPS64® CPUs, three full , -bit MIPS64® ISA with enhanced instructions · Up to 8 cores - 4-way multi-threaded · Up to 32 fine-grain , internationally. MIPS and MIPS64 are registered trademarks of MIPS Technologies. Other company, product or service ... Raza Microelectronics
Original
datasheet

2 pages,
217.13 Kb

"Split cache" MIPS64 memory bus architecture NSP 055 QDR2 Raza Microelectronics SHA-256 XLR500 XLR5 raza XLR 32 Multicore SHA-256 MIPS64 XLR700 XLR700 MIPS64 RMI processor XLR716 XLR732 TEXT
datasheet frame
Abstract: flexibility based on MIPS64® Instruction Set Architecture (ISA) Broad tools and system software support For , -1 high performance MIPS64 CPUs, a shared 512-KB 512-KB L2 cache, a DDR memory controller, and integrated I/O , manufactured in TSMC's 0.13u process and is available in an 860 BGA package. Implementation of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 instruction set ... Broadcom
Original
datasheet

2 pages,
162.39 Kb

BCM91250E BCM912 BCM5840 BCM5615 BCM5238 50Gbps MIPS64 BCM91250A BCM1250 64-BIT TEXT
datasheet frame
Abstract: the MIPS64 Architecture. It contains special multiply-accumulate, conditional move, prefetch, wait , MIPS64 Compatible Instruction Set ­ ­ ­ ­ ­ ­ ­ Based on MIPS VTM Instruction Set Architecture , dividend values · MIPS64 privileged resource architecture ­ ­ ­ ­ ­ 2 Count/Compare registers , Unit (FPU) / Coprocessor 1 The 5Kf core Floating Point Unit (FPU) implements the MIPS64 ISA , M1 M2 A1 A2 FP FW Bypass The FPU implements the MIPS64 multiply-add (MADD) and ... MIPS Technologies
Original
datasheet

45 pages,
152.67 Kb

R5000 b10010 MIPS32 MIPS64 MIPS64 5kf MIPS64TM 17 mdu 002 fpu coprocessor IFA-13 TEXT
datasheet frame
Abstract: Programming ease and flexibility based on MIPS64® instruction set architecture (ISA) Broad tools and , ) 1 Gbps BCM1255 BCM1255 Block Diagram The BCM1255 BCM1255 device is a MIPS64 processor core-based , chip multiprocessor (CMP) system consisting of two Broadcom SB-1 high-performance MIPS64 CPUs, a , run in either big-endian or little-endian mode. Implementation of MIPS64 ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64 ISA that incorporates the MIPS-3D and MIPS-MDMX ... Broadcom
Original
datasheet

2 pages,
138.86 Kb

memory bandwidth BCM5841 BCM1280 BCM1250 BCM112X MIPS64 BCM1255 64-BIT TEXT
datasheet frame

Archived Files

Abstract Saved from Date Saved File Size Type Download
Bypass Card   MIPS64 Architecture MIPS64 Architecture KiLIN-6030
/datasheets/files/portwell/cas/cas_solution_guide.html
Portwell 22/02/2010 27.13 Kb HTML cas_solution_guide.html
Bypass Card   MIPS64 Architecture CAR-3006 CAR-3006 MIPS64 Architecture
/datasheets/files/portwell/cas/cas.html
Portwell 22/02/2010 21.92 Kb HTML cas.html
ARM946E-S ARM946E-S™, ARM920T ARM920T™, ARM7TDMI™, AVR®, MIPS64™ 5K™ and 80C51 80C51 with a range of bus-compatible peripherals
/datasheets/files/atmel/atmel/prod34-v1.htm
Atmel 20/05/2001 19.89 Kb HTM prod34-v1.htm
ARM946E-S ARM946E-S™, ARM920T ARM920T™, ARM7TDMI™, AVR®, MIPS64™ 5K™ and 80C51 80C51 with a range of bus-compatible peripherals
/datasheets/files/atmel/atmel/prod34.htm.bak
Atmel 16/05/2001 19.88 Kb BAK prod34.htm.bak
new MIPS32 MIPS32™ and MIPS64™ instruction set architectures. TImeBuilder's comprehensive processor Corporation MIPS is a registered trademark of MIPS Technologies Incorporated MIPS32 MIPS32 and MIPS64 are
/datasheets/files/texas-instruments/data/www.ti.com/sc/docs/news/1999/99041b.htm
Texas Instruments 18/01/2000 17.06 Kb HTM 99041b.htm
microcontroller and DSP cores including the ARM946E-S ARM946E-S™, ARM920T ARM920T™, ARM7TDMI™, OakDSP, TeakDSP, PalmDSP, MIPS64™
/datasheets/files/atmel/atmel/prod34.htm-v1.bak
Atmel 07/05/2002 25.37 Kb BAK prod34.htm-v1.bak
: ARM920T ARM920T™, ARM946E-S ARM946E-S™, ARM7TDMI™, AVR® 8-bit RISC microcontroller, MIPS64™ 5Kf™, 80C51 80C51 8-bit microcontroller
/datasheets/files/atmel/atmel/prod4-v6.htm
Atmel 07/05/2002 28.35 Kb HTM prod4-v6.htm
: ARM920T ARM920T™, ARM946E-S ARM946E-S™, ARM7TDMI™, AVR® 8-bit RISC microcontroller, MIPS64™ 5Kf™, 80C51 80C51 8-bit microcontroller
/datasheets/files/atmel/atmel/prod4.htm-v1.bak
Atmel 07/05/2002 28.35 Kb BAK prod4.htm-v1.bak
microcontroller and DSP cores including the ARM946E-S ARM946E-S™, ARM920T ARM920T™, ARM7TDMI™, OakDSP, TeakDSP, PalmDSP, MIPS64™
/datasheets/files/atmel/atmel/prod34.htm
Atmel 07/05/2002 25.37 Kb HTM prod34.htm
new MIPS32 MIPS32™ and MIPS64™ instruction set architectures. TImeBuilder's comprehensive processor Corporation MIPS is a registered trademark of MIPS Technologies Incorporated MIPS32 MIPS32 and MIPS64 are
/datasheets/files/texas-instruments/data/wwwti~1.com/sc/docs/news/1999/99041b.htm
Texas Instruments 17/01/2000 17.06 Kb HTM 99041b.htm