500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
OMAP1611 Texas Instruments Applications Processor visit Texas Instruments
OMAP1610 Texas Instruments Applications Processor visit Texas Instruments
XAM437XBZDN100 Texas Instruments RISC PROCESSOR visit Texas Instruments
OMAP310 Texas Instruments Applications Processor visit Texas Instruments
XAM437XBZDN Texas Instruments RISC PROCESSOR visit Texas Instruments
AM3358ZCE27 Texas Instruments RISC PROCESSOR visit Texas Instruments

MII Processor Datasheet

Part Manufacturer Description PDF Type
MII Processor Cyrix Enhanced High Performance CPU Scan
MII Processor Cyrix Enhanced High Performance CPU Scan

MII Processor

Catalog Datasheet MFG & Type PDF Document Tags

remote control rx tx

Abstract: MII Processor Interface Memory Management Autonegotiation MII Management Control & MII Register Specifications Supports processor interface: byte/word of I/O command to internal memory , DM9008CEP Product Brief Ethernet Controller with General Processor Interface June 2008 Rev.1.0 The DM9008C is a fully integrated and cost-effective low pin count Ethernet controller with a general processor interface, a Medial Access Control (MAC), a 10Base-T PHY and 16K Byte SRAM. It is designed with
DAVICOM Semiconductor
Original
remote control rx tx IEEE802

"peripheral control processor"

Abstract: ADSL MODEM PROGRAMMING /100 MAC Controller Ethernet MII processor is available for TriCoreTM Processor Packet , Product Brief The HarrierTM -XT network processor is an ideal product for ATM and HDLC based , video. The high-performance 32-bit embedded TriCoreTM unified processor provides the necessary , processor to function as the controller for the entire modem. The Harrier-XT network processor is bundled , . TARGET APPLICATIONS FEATURES · · · · · · · 50 MHz 32-bit TriCore-1.0 Unified Processor
Infineon Technologies
Original
B119-H7524-X-X-7600 ADSL MODEM PROGRAMMING PBGA272 ATM25 ATM-25

ewm d35

Abstract: 300gp processor has a 64K unified write-back cache, a two- level TLB and a 512-entry BTB. The MII CPU contains a , Overview 1 . ARCHITECTURE OVERVIEW TM The Cyrix MII processor operates at higher frequencies than the , to achieve high clocks rates. Through the use of unique architectural features, the MII processor , participate in cache operations. Within the MII processor there are two TLBs, the main LI TLB and the larger , The MII processor consists of four major functional blocks, as shown in the overall block diagram on
-
OCR Scan
ewm d35 300gp cyrix 8086 opcode of mov ax,bx AK 0610 ami bios al29 300GP 333GP

300GP

Abstract: MII Processor while running Windows 95, Windows NT, OS'2, DOS, UNIX, and other operating systems The MII processor , higher frequencies than the 6x86MXTM processors The MII processor, based on the proven 6x86 core, is , , the MII processor eliminates many data dependencies and resource conflicts, resulting in optimal , c k s A d v a n c in g t h e S ta n d a rd s M a j o r Functional Blocks The MII processor , , the MII processor generates the correct fetch address and uses the checkpointed values to restore the
-
OCR Scan

Cyrix 6x86mx

Abstract: diode T35 12H 6x86MX/MII processor). Note that all processors developed for use in PCs ("x86" processors) have some , contemporary x86 processors such as the AMD K6 and Cyrix 6x86MX/MII processors. The IDT WinChip 2 processor , omitted by the IDT WinChip 2 processor), and among the AMD-K6 and Cyrix 6x86MX/MII processors. n , on the Cyrix 6x86MX/MII processor. 2. The IDT WinChip 2 processor implementation varies slightly , Preliminary Information PROCESSOR Version A Data Sheet Preliminary Information January
Integrated Device Technology
Original
Cyrix 6x86mx diode T35 12H dSMC Phoenix BIOS manual f.34 t35 12h 411 T70 N03

300GP

Abstract: Socket AM2 , 3x, 3.5x) - leverages Existing Socket Infrastructure The MII processor achieves top performance , at higher frequencies than the 6x86MXTM processors The MII processor, based on the proven 6x86 core , architectural features, the MII processor eliminates many data dependencies and resource conflicts, resulting in , The MII processor consists of four major func pipelines within the superpipelined integer tional , PROCESSOR A d v a n c in g t h e S ta n d a rd s I n tro d u c tio n Enhanced S ixt h -G e n er at
-
OCR Scan
Socket AM2

Phoenix BIOS manual f.34

Abstract: dSMC Cyrix 6x86MX/MII processor). Note that all processors developed for use in PCs ("x86" processors , Pentium processor and other contemporary x86 processors such as the AMD K6 and Cyrix 6x86MX/MII , omitted by the IDT WinChip 2 processor), and among the AMD-K6 and Cyrix 6x86MX/MII processors. n , systems. They are also not provided on the Cyrix 6x86MX/MII/MII processor. 2. The IDT WinChip 2 , Preliminary Information PROCESSOR Data Sheet for WinChip 2 version B Preliminary
Integrated Device Technology
Original
Intel Processor Identification and the CPUID intel date code format bga t95 ibm 6X86MX cyrix 486 cyrix M 2 Processor AMD-K5

dSMC

Abstract: WinChip-2 6x86MX/MII processor). Note that all processors developed for use in PCs ("x86" processors) have some , contemporary x86 processors such as the AMD K6 and Cyrix 6x86MX/MII processors. The IDT WinChip 3 processor , bus functions as omitted by the IDT WinChip 3 processor), and among the AMD-K6 and Cyrix 6x86MX/MII , systems. They are also not provided on the Cyrix 6x86MX/MII processor. 2. The IDT WinChip 3 processor , Preliminary Information PROCESSOR Data Sheet Preliminary Information April 1999 IDT
Integrated Device Technology
Original
WinChip-2 AK-02 WinChip Phoenix BIOS user manual f.34 AMD K6 P54C

EVB-LAN9730-MII

Abstract: EVB-LAN9313M Controller ARM Processor SMART CARD UART GPIO MUX UVLO, OVLO SC Smart Card VBUS Power Switch Processor Processor 3-Port Hub USB 3.0 Port 1 PLL Battery Charger , Transceiver USB MAC/ SIE Processor USB 2.0 PHY I2Câ"¢/SPI/GPIO Controller Processor Charger Detection ULPI USB333X/USB334X/USB374X/USB375X ç³»å— I2Câ"¢/SPI/GPIO JTAG Processor , •´å''ç³» çµ±RAM直æ¥å­˜å â  PHYçš"業界標æºRMII/MII ä»'面 â  é å寫å¥çš"MACä½å' â  80
Microchip Technology
Original
EVB-LAN9730-MII EVB-LAN9313M PIC16LF1824T39A RS-485 RN41/RN42 DS00001181K
Abstract: Network DPU II D2 Engine D3 H0 eSC D1 Host H1 MII Processor Figure 2 ­ , Session Controller (eSC): to/from DPU II SDRAM MII port RISC Processor RNG Public Key , to the overall IP networking environment of which the processor is a part to ensure that any , FlowThroughTM architecture allows the HIPP III processor to appear as a "bump in the wire." This means that , (TOE) or to a Network Processor (NP) or to a basic GMAC. Given these additional factors, it is evident Hifn
Original
AN-0081-A

Cyrix 486 dx2

Abstract: Cyrix 5x86 . The RSM instruction causes the MII processor to restore the CPU state using the SMM header , Application Note 107 MII SMM Design Guide Table of Contents 1.0 1.1 1.2 1.3 2.0 , . . . . . . . . . . . 45 Cyrix Application Note 107 - MII SMM DESIGN GUIDE 4.5 4.6 4.7 4.8 , . . . . . . . . . . . . . . . . . . . . . . . . 54 Cyrix Application Note 107 - MII SMM DESIGN , Management Mode (SMM) for the MIITM processor. Unless stated otherwise, all information in this manual
Cyrix
Original
Cyrix 486 dx2 Cyrix 5x86 Cyrix 6x86 CX486DX2 cyrix DX2 CYRIX CORPORATION

ARM926EJ-S Implementation Guide

Abstract: ARM926EJ-S Interrupts Expansion Port FIFOs MII Processor System for ARM926EJ-S D-AHB Bus Block ApVic JTAG , DATASHEET 0.11 µm Processor System for ARM926EJ-STM cw001200_agflxr_2_0 February 2005 , -000261-01, February 2005 This document describes LSI Logic Corporation's 0.11 µm Processor System for ARM926EJ-S , . Preface The 0.11 µm Processor System for ARM926EJ-STM (cw001200_agflxr_2_0) is compatible with the , designers, engineering managers, and marketing managers who are evaluating the Processor System for
LSI Logic
Original
ARM926EJ-S Implementation Guide verilog coding for APB bridge state machine for ahb to apb bridge 8 pin AHB verilog code for amba ahb master ARM926E-JS DB08-000261-01

FC-618SM

Abstract: LFE8583 /PECL 10/100 MAC TX Machine TX FIFO RX Machine RX FIFO MII Processor Interface , Management Control & MII Register 6 DM9008C Ethernet Controller with General Processor Interface 3 , DM9008C Ethernet Controller with General Processor Interface DAVICOM Semiconductor, Inc. DM9008C Ethernet Controller With General Processor Interface DATA SHEET Preliminary Version , Ethernet Controller with General Processor Interface Content 1. General Description
DAVICOM Semiconductor
Original
FC-618SM LFE8583 Delta lfe8583 hs9016 ph163539 LFE8505T DM9008C-DS-P01 DM9008C-13-DS-P01

ZL5040x

Abstract: reverse MII Overview 2.0 Introduction 3.0 CPU MII Port Interfaces 3.1 Between Processor and ZL5040x 3.2 Between Processor and ZEB5040x 4.0 CPU MII Port Register Configuration 4.1 CPU MII Port Modes 4.2 CPU MII Port , the capability to interface to a microprocessor or DSP processor with a MII port. In this type of , (e.g. MPC860T), or DSP Processor MAC with MII Interface MAC with MII Interface ZL5040x Octal 10 , Rights Reserved. ZLAN-40 3.0 3.1 Application Note CPU MII Port Interfaces Between Processor
Zarlink Semiconductor
Original
ZL5040x reverse MII ZL50405/8/9/10/11 ZL5040 ZEB5040 300030-000-X--

clause 22 phy registers

Abstract: micrel ethernet phy processor and physical media (copper or fibre), providing both simplicity and interoperability. MII , interfacing a multi-port Ethernet switch to a processor using MII then the connectivity is not as obvious due , One Choose? Of course much depends upon which of the MII interfaces the chosen processor supports , ), multi-port switch or controller to my chosen processor? This depends firstly, if the processor provides an , comprises of two signal groups; a data bus and a management bus, and is known as the MII (Media Independent
Micrel Semiconductor
Original
KSZ8842M KSZ8695P clause 22 phy registers micrel ethernet phy MAC layer sequence number 5 port ethernet switch RMII Consortium 10/100B 10/100BT KSZ8841M

mii to hdlc

Abstract: FCC2 Between the MSC8101 and MPC8260 Communications Processor Modules By Donald Simon The MSC8101 processor consists of three internal modules: the communications processor module (CPM), the system , Controller Bus Interface SDMA Internal Bus 4 Timers Communications Processor (CP , Differences Between the MSC8101 and MPC8260 Communications Processor Modules, Rev. 3 2 Freescale , Communications Processor Modules, Rev. 3 Freescale Semiconductor 3 CPM Multiplexing Logic Table 3
Freescale Semiconductor
Original
SC140 mii to hdlc FCC2 BRG10 FCC1 hdlc MC68302 AN1851

KL5KUSB122

Abstract: ROM 8Kb MII Physical Layer interface · Advanced 16 Bit processor for USB transaction processing and , highly integrated functionality. The USB controller consists of a central 16-bit processor, mask ROM , Timer 0 Watchdog Timer 16 Bit Processor A15-0 Timer 1 SRAM Interface D15-0 Cntrl. 16 Bit Address / Data Bus 2 INT 1-0 MII PHY Interface IRQ 10/100 Mb/s Ethernet , Host or Device Full duplex 10/100 Base ­ T Ethernet MII Interface KL5KUSB122 USB
Kawasaki LSI
Original
ROM 8Kb KZ300EM

Marvell 88e111

Abstract: RGMII to SGMII PHY ) interface, just like any MII compatible PHY. To configure the processor to operate in SGMII mode, the TBI , Configuring SGMII Ethernet on the PowerQUICCTM MPC8313E Processor by Kapil Juneja Network Computing , describes how to configure SGMII mode on the MPC8313E processor, and it provides example code for a test , the chip and has provisions for various types of interfaces for connecting to PHY, like MII, RMII , is to be left shifted by 8 and ORed with the MII register address to generate the physical MDIO
Freescale Semiconductor
Original
Marvell 88e111 RGMII to SGMII PHY eTSEC GMII Initial marvell ethernet switch sgmii sgmii sgmii marvell AN3354

KL5KUSB220

Abstract: its highly integrated functionality. The USB controller consists of a central 16-bit processor, mask , .0 specification. Our powerful internal processor enables Remote NDIS (Network Drive) which gives compatibility , MII Physical Layer interface · Fully IEEE compliant 100 Mbit/sec Ethernet MAC Layer. Interfaces , transfer. · Advanced 16 Bit processor for USB transaction processing and control data processing , Interface DIO Timer 0 16 Bit Processor Watchdog Timer A15-0 Timer 1 SRAM Interface
Kawasaki LSI
Original
KL5KUSB220 KL5KUSB200/201

DM9000EP

Abstract: DM9000E MII Register Processor Interface 100 Base-TX transceiver EEPROM Interface External MII , DM9000EP Product Brief Ethernet Controller with General Processor Interface May 2008 Rev.1.0 The , processor interface, a 10/100M PHY and 4K Dword SRAM. It is designed with low power and high performance process that support 3.3V with 5V tolerance. The DM9000 also provides a MII interface to connect HPNA device or other transceivers that support MII interface. The DM9000 supports 8-bit, 16-bit and 32-bit uP
DAVICOM Semiconductor
Original
DM9000E DM9000 application DAVICOM SEMICONDUCTOR
Showing first 20 results.