NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Type | Ordering |
| MET-13 | Tamura Corporation Of America | Audio Transformer 1000OHM PRIM. DCR 10KOHM PRIM. IMPEDANCE 260OHM SEC.DCR |
1 pages, |
Scan |  |
|
|||||
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: ) = 2.58 : 1 ±2% 9. Dielectric Strength; 500 Vrms 0.5 minute @ Pri - Sec B. Marking; MET-13, TAMURA ... | OCR Scan |
1 pages, |
TAAA12J3A TAAA12J3A abstract |
|
|||
| Abstract: REV. Status ISSUE 1 11/8/95 TS TOLERANCES frrimT £ 4 ± 0.2 4 S 20 ± 0.3 20 S 50 ± 0.4 PREPARED BY: K. Brennan AUDIO COUPLING MINIATURE ENCAPSULATED TRANSFORMER DESIGNED TO OPERATE 40mW MAX IN PRIMARY AND REFLECT A PRIMARY SOURCE IMPEDANCE OF APPROXIMATELY 10K0CT 10K0CT WITH 1.5KQCT LOAD ON SECONDARY. A. Electrical Specifications (@ 20 ° C) 1. Pri Source Impedance; 10Kfí CT 2. Sec Load Impedance; 1.5KQ CT 3. Pri DC Current; 1 mA MAX 4. Operating Level; 40 mW MAX @ 300 Hz 5. Frequency Respons ... | OCR Scan |
1 pages, |
10K0CT 10K0CT abstract |
|
|||
| Abstract: SC4509 SC4509 Highly Integrated Step-Up Converter for White LED Applications in MLPD-W8-2x2 POWER MANAGEMENT POWER MANAGEMENT Description Features The SC4509 SC4509 is a highly integrated step-up DC/DC converter targeted for white LED backlighting applications. It is designed to drive up to five LEDs with a wide input voltage range of 2.7 to 10 volts. Designed for 20V output voltage, the SC4509 SC4509 operates with a constant 1.2MHz PWM frequency. To optimize efficiency, the feedback voltage is set ... | Original |
15 pages, |
top marking c2 sot23 SC4509WLTRT SC4509SKTRT SC4509EVB SC4509 SS MARKING sot23 SOT23-6 pwm generator SC4509 abstract |
|
|||
| Abstract: Philips Semiconductors Product specification RGB/YUV and fast blanking switch TDA8601 TDA8601 GENERAL DESCRIPTION The device is intended for switching between two RGB or YUV video sources. The outputs can be set to a high-impedance state to enable parallel connection of several devices. A HIGH level on SEL (pin 5) selects the video inputs of Channel 2. The IOCNTR control pin (pin 16) defines the 3-state outputs and clamp inputs: • HIGH = 3-state outputs (also for test; active clamp) • LOW = passi ... | OCR Scan |
15 pages, |
TDA8601T TDA8601 schematic diagram video television TDA8601 abstract |
|
|||
| Abstract: Features · Incorporates the ARM7TDMITM ARM® Thumb® Processor Core · · · · · · · · · · · · · · High-performance 32-bit RISC Architecture High-density 16-bit Instruction Set Leader in MIPS/Watt Little-endian Embedded ICE (In-circuit Emulation) 8-, 16- and 32-bit Read and Write Support 256K Bytes of On-chip SRAM 32-bit Data Bus Single-clock Cycle Access Fully-programmable External Bus Interface (EBI) Maximum External Address Space of 64M Bytes Up t ... | Original |
21 pages, |
1795B datasheet abstract |
|
|||
| Abstract: Features · Incorporates the ARM7TDMI® ARM® Thumb® Processor Core · · · · · · · · · · · · · · High-performance 32-bit RISC Architecture High-density 16-bit Instruction Set Leader in MIPS/Watt Little-endian Embedded ICE (In-circuit Emulation) 8-, 16- and 32-bit Read and Write Support 256K Bytes of On-chip SRAM 32-bit Data Bus Single-clock Cycle Access Fully-programmable External Bus Interface (EBI) Maximum External Address Space of 64M Bytes Up to ... | Original |
22 pages, |
TQFP100 EB-26 AT91R40008 1795D datasheet abstract |
|
|||
| Abstract: Features · Incorporates the ARM7TDMI® ARM® Thumb® Processor Core · · · · · · · · · · · · · · High-performance 32-bit RISC Architecture High-density 16-bit Instruction Set Leader in MIPS/Watt Little-endian Embedded ICE (In-circuit Emulation) 8-, 16- and 32-bit Read and Write Support 256K Bytes of On-chip SRAM 32-bit Data Bus Single-clock Cycle Access Fully-programmable External Bus Interface (EBI) Maximum External Address Space of 64M Bytes Up to ... | Original |
21 pages, |
TQFP100 AT91R40008 datasheet abstract |
|
|||
| Abstract: SC1453 SC1453 150mA Ultra Low Dropout Regulator with Low Noise Bypass POWER MANAGEMENT Description Features The SC1453 SC1453 is a low dropout linear regulator that operates from a +2.25V to +6.5V input range and delivers up to 150mA. A PMOS pass transistor allows the low 75uA supply current to remain independent of load, making these devices ideal for battery operated portable equipment such as cellular phones, cordless phones and personal digital assistants. "2982/5205" compatible pinou ... | Original |
14 pages, |
vishay TRANSISTOR Sot-23-5 MARKING CODE sot-23 MARKING CODE j3 SC1453ISK285TRT SC1453ISK-XXXTRT SC1453ISK-XXXTR SC1453 TSOT-23 SC1453 abstract |
|
|||
| Abstract: TMS320C6202 TMS320C6202, TMS320C6202B TMS320C6202B Digital Signal Processors Silicon Errata C6202 C6202 Silicon Revisions 1.0, 1.1, 1.2 C6202B C6202B Silicon Revisions 3.0, 3.1 SPRZ152H SPRZ152H November 2000 Revised February 2004 Copyright 2003, Texas Instruments Incorporated TMS320C6202 TMS320C6202, TMS320C6202B TMS320C6202B Silicon Errata SPRZ152H SPRZ152H REVISION HISTORY This silicon errata revision history highlights the technical changes made to the SPRZ152G SPRZ152G revision to make it an SPRZ152H SPRZ152H revision. Scope: This document has been reviewed fo ... | Original |
18 pages, |
TMS320C6202B TMS320C6202 TMS320C6000 SPRU190 1Mx16x4 C6202 C6202B SPRZ152H TMS320C6202 abstract |
|
|||
| Abstract: LatticeECP3 DDR3 Demo User's Guide September 2010 UG38_01.0 Lattice Semiconductor LatticeECP3 DDR3 Demo User's Guide Introduction This document provides technical information and instructions on using the LatticeECP3TM DDR3 demo design. This demo demonstrates the functionality of the Lattice DDR3 IP core at a speed of 400 MHz and 800 Mbps using the LatticeECP3 I/O Protocol Board. The document provides a circuit description of the demo logic as well as instructions for running ... | Original |
17 pages, |
DDR3 DIMM R DDR3 1gb dimm DDR3 socket datasheet AM34 DDR3 timing parameters JTAG1532 PC3-10600 prbs pattern generator DDR3 DIMM DDR3 verilog code of prbs pattern generator DDR3 socket 240 pin DIMM DDR3 signal assignments datasheet abstract |
|
|||