IDT74FCT823AT/CT FCT823T DSC-5487/1 SO24-2 SO24-7 SO24-8 FCT823AT FCT823CT - Datasheet Archive

 

HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER

 

IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER DESCRIPTION: FEATURES: · · · · · · · · IDT74FCT823AT/CT IDT74FCT823AT/CT A and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: ­ VOH = 3.3V (typ.) ­ VOL = 0.3V (typ.) High Drive outputs (-15mA IOH, 48mA IOL) Meets or exceeds JEDEC standard 18 specifications Power off disable outputs permit "live insertion" Available in the SOIC, SSOP, and QSOP packages The FCT823T FCT823T series is built using an advanced dual metal CMOS technology. The FCT823T FCT823T series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The FCT823T FCT823T is a 9-bit wide buffered register with Clock Enable (EN) and Clear (CLR) ­ ideal for parity bus interfacing in high-performance microprogrammed systems. The FCT823T FCT823T high-performance interface family can drive large capacitive loads, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for lowcapacitance bus loading in high-impedance state. FUNCTIONAL BLOCK DIAGRAM D0 DN EN CLR D CL Q D CP Q CL Q CP Q CP OE Y0 The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE YN AUGUST 2000 1 © 2000 Integrated Device Technology, Inc. DSC-5487/1 DSC-5487/1 IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE ABSOLUTE MAXIMUM RATINGS(1) PIN CONFIGURATION Symbol OE 1 24 D0 2 23 D1 3 22 D2 4 21 Y2 D3 5 20 Y3 D4 6 19 Y4 D5 7 18 Y5 D6 8 17 9 16 Y7 D8 10 15 Y8 Terminal Voltage with Respect to GND ­0.5 to VCC+0.5 V Storage Temperature ­65 to +150 °C DC Output Current ­60 to +120 mA Y6 D7 V IOUT Y1 Unit ­0.5 to +7 TSTG Y0 Max Terminal Voltage with Respect to GND VTERM(3) V CC Description VTERM(2) SO24-2 SO24-2 SO24-7 SO24-7 SO24-8 SO24-8 CLR 11 14 12 13 CAPACITANCE (TA = +25°C, F = 1.0MHz) Parameter(1) Symbol Typ. Max. Input Capacitance VIN = 0V 6 10 pF COUT CP Conditions CIN EN GND NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted. 2. Inputs and Vcc terminals only. 3. Output and I/O terminals only. Unit Output Capacitance VOUT = 0V 8 12 pF NOTE: 1. This parameter is measured at characterization but not tested. SOIC/ SSOP/ QSOP TOP VIEW PIN DESCRIPTION Pin Names I/O FUNCTION TABLE(1) Description Dx I D Flip-Flop Data Inputs CLR I When the clear input is LOW and OE is LOW, the Qx outputs are LOW. When the clear input is HIGH, data can be entered into the register. CP I Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. Yx O Register 3-State Outputs EN I Clock Enable. When the clock enable is LOW, data on the Dx output is transferred to the Qx output on the LOW-to-HIGH transition. When the clock enable is HIGH, the Qx outputs do not change state, regardless of the data or clock input transitions. OE I OE H H H L H L H H L L Output Control. When the OE is HIGH, the Yx outputs are in the high-impedance state. When the OE is LOW, the TRUE register data is present at the Yx outputs. CLR H H L L H H H H H H Inputs EN L L X X H H L L L L Dx L H X X X X L H L H NOTE: 1. H = HIGH Voltage Level X = Don't Care L = LOW Voltage Level NC = No Change = LOW-to-HIGH Transition Z = High Impedance 2 CP X X X X Internal/ Outputs Qx Yx L Z H Z L Z L L NC Z NC NC L Z H Z L L H H Function High Z Clear Hold Load IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = ­40°C to +85°C, VCC = 5.0V ±5% Symbol Test Conditions(1) Parameter Min. Typ.(2) Max. Unit VIH Input HIGH Level Guaranteed Logic HIGH Level 2 - - V VIL Input LOW Level Guaranteed Logic LOW Level - - 0.8 V IIH Input HIGH Current(4) VCC = Max. VI = 2.7V - - ±1 µA IIL Input LOW Current(4) VCC = Max. VI = 0.5V - - ±1 µA High Impedance Output Current(4) VCC = Max., VI = VCC (Max.) VI = 2.7V - - ±1 µA II Input HIGH Current(4) VCC = Max., VI = VCC (Max.) VIK Clamp Diode Voltage VCC = Min., IIN = ­18mA VH Input Hysteresis ICC Quiescent Power Supply Current IOZH VI = 0.5V - - ±1 - IOZL - ±1 µA - VCC = Max. VIN = GND or VCC ­0.7 ­1.2 V - 200 - mV - - 0.01 1 mA Min. 2.4 2 - Typ.(2) 3.3 3 0.3 Max. - - 0.5 Unit V ­60 ­120 ­225 mA - - ±1 µA OUTPUT DRIVE CHARACTERISTICS Symbol VOH Parameter Output HIGH Voltage Test Conditions(1) IOH = ­8mA IOH = ­15mA IOL = 48mA VOL Output LOW Voltage IOS Short Circuit Current VCC = Min VIN = VIH or VIL VCC = Min VIN = VIH or VIL VCC = Max., VO = GND(3) IOFF Input/Output Power Off Leakage(5) VCC = 0V, VIN or VO 4.5V NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25°C ambient. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. The test limit for this parameter is ±5µA at TA = ­55°C. 5. This parameter is guaranteed but not tested. 3 V IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE POWER SUPPLY CHARACTERISTICS Test Conditions(1) Min. Typ.(2) Max. Unit - 0.5 2 mA VIN = VCC VIN = GND - 0.15 0.25 mA/ MHz VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle VIN = VCC VIN = GND - 1.5 3.5 mA OE = EN = GND One Bit Toggling at fi = 5MHz VIN = 3.4V VIN = GND - 2 5.5 VCC = Max. Outputs Open fCP = 10MHz VIN = VCC VIN = GND - 3.8 7.3(5) VIN = 3.4V VIN = GND - 6 16.3(5) Symbol Parameter ICC Quiescent Power Supply Current TTL Inputs HIGH VCC = Max. VIN = 3.4V(3) ICCD Dynamic Power Supply Current(4) VCC = Max. Outputs Open OE = EN = GND One Input Toggling 50% Duty Cycle Total Power Supply Current(6) IC 50% Duty Cycle OE = EN = GND Eight Bits Toggling at fi = 2.5MHz NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25°C ambient. 3. Per TTL driven input; (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2+ fiNi) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) fi = Output Frequency Ni = Number of Outputs at fi All currents are in milliamps and all frequencies are in megahertz. 4 IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE SWITCHING CHARACTERISTICS OVER OPERATING RANGE FCT823AT FCT823AT Symbol Parameter FCT823CT FCT823CT Condition(1) Min.(2) Max. Min.(2) Max. Unit 1.5 10 1.5 6 ns 1.5 20 1.5 12.5 ns tPLH Propagation Delay CL = 50pF tPHL CP to Yx (OE = LOW) RL = 500 CL = 300pF(4) RL = 500 tSU Set-up Time HIGH or LOW Dx to CP CL = 50pF 4 - 3 - ns tH Hold Time HIGH or LOW Dx to CP RL = 500 2 - 1.5 - ns tSU Set-up Time HIGH or LOW EN to CP 4 - 3 - ns tH Hold Time HIGH or LOW EN to CP 2 - 0 - ns 1.5 14 1.5 8 ns tPHL Propagation Delay, CLR to Yx tREM Recovery Time CLR to CP 6 - 6 - ns tW Clock Pulse Width HIGH or LOW 7 - 6 - ns tW CLR Pulse Width LOW 6 - 6 - ns 1.5 12 1.5 7 ns 1.5 23 1.5 12.5 ns 1.5 7 1.5 6 ns 1.5 8 1.5 6.5 ns tPZH Output Enable Time OE to Yx tPZL CL = 50pF RL = 500 CL = 300pF(4) RL = 500 tPHZ tPLZ Output Disable Time OE to Yx CL = 5pF(4) RL = 500 CL = 50pF RL = 500 NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. This parameter is guaranteed but not tested. 4. This condition is guaranteed but not tested. 5 IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE TEST CIRCUITS AND WAVEFORMS V CC SWITCH POSITION 7.0V Test D.U.T. 50pF R T C 500 Closed All Other Tests V OU T V IN Pulse G enerator Switch Open Drain Disable Low Enable Low 500 Open DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. L Octal link Test Circuits for All Outputs 3V 1.5V 0V 3V 1.5V 0V DATA INPUT tH t SU TIMING INPUT ASYNCHRO NOUS CONTROL PRESET CLEAR ETC. SYNCHRON OUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. t REM t SU LOW -HIGH-LOW PULSE 1.5V tW 3V 1.5V 0V HIGH-LOW -HIG H PULSE 1.5V 3V 1.5V 0V tH Octal link Pulse Width Octal link Set-Up, Hold, and Release Times ENABLE SAM E PHASE INPUT TRANSITION t PLH t PH L O UTPUT t PLH OPPOSITE PHASE INPUT TRANSITION t PH L 3V 1.5V 0V DISABLE 3V CONTROL INPUT 1.5V OUTPUT NORMALLY LOW 3V 1.5V 0V SW ITCH CLO SED 3.5V 1.5V Octal link SW ITCH OPEN 3.5V 0.3V t PZH OUTPUT NORMALLY HIGH 0V t PLZ t PZL VOH 1.5V VOL VOL t PH Z 0.3V VOH 1.5V 0V 0V Octal link Propagation Delay Enable and Disable Times NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns. 6 IDT74FCT823AT/CT IDT74FCT823AT/CT HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTER INDUSTRIAL TEMPERATURE RANGE ORDERING INFORMATION IDT XX Tem p. Range FCT XXXX X Device Type Package SO PY Q 823AT 823AT 823CT 823CT Bus Interface Register 74 CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 Sm all O utline IC (SO 24-2) Shrink Sm all O utline Package (SO24-7 SO24-7) Q uarter-size Sm all Outline Package (SO 24-8) - 40°C to +85°C for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com 7 for Tech Support: logichelp@idt.com (408) 654-6459