500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
TC225-40 Texas Instruments Small-Format CCD Image Sensors 10-CDIP SB visit Texas Instruments
TC225-30 Texas Instruments Small-Format CCD Image Sensors 0-CDIP SB visit Texas Instruments
TC221-40 Texas Instruments Small-Format CCD Image Sensors 6-CDIP SB visit Texas Instruments
LMH1981MT/NOPB Texas Instruments Multi-Format Video Sync Separator 14-TSSOP -40 to 85 visit Texas Instruments Buy
LMH1981MTX/NOPB Texas Instruments Multi-Format Video Sync Separator 14-TSSOP -40 to 85 visit Texas Instruments
TW8809-NA2-CRT Intersil Corporation Low Cost Video Format Converter; QFN56, WFQFN56; Temp Range: See Datasheet visit Intersil Buy

IDT CODE DATE marking FORMAT ics

Catalog Datasheet MFG & Type PDF Document Tags

ICS1894-32

Abstract: 1894K32L -32. MII Management Frame Format Preamble Start of Frame Read/Write PHY Address OP Code Bits [4:0 , interface support, please refer to ICS1894-34 datasheet. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER , TCSR TXD0 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII , MHz clock input in RMII mode. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE , the PHY from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4
Integrated Device Technology
Original
ICS1894-32 1894K32L ICS1894 100MH ICS189

ICS1894

Abstract: ICS1894-32 -32. MII Management Frame Format Preamble Start of Frame Read/Write PHY Address OP Code Bits [4:0 , . ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE-T/100BASE-TX INTEGRATED , 17 9 VSS TCSR TXD0 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED , MHz clock input in RMII mode. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE , the PHY from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4
Integrated Device Technology
Original
IDT CODE DATE marking FORMAT ics

1894K32L

Abstract: ICS1894 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 1 ICS1894-32 REV J 051810 , MDC AMDIX/RXD3 RESET_N P2/INT MDIO P3/RXD2 32-pin 5mm x 5mm QFN IDT® 10BASE , Input Input IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894 , from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4 ICS1894 , Interface. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 5 ICS1894-32 REV J
Integrated Device Technology
Original

ICS1894

Abstract: ICS1894-32 -32. MII Management Frame Format Preamble Start of Frame Read/Write PHY Address OP Code Bits [4:0 , . ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE-T/100BASE-TX INTEGRATED , 17 9 VSS TCSR TXD0 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED , in RMII mode. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894 , MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4 ICS1894-32 REV L
Integrated Device Technology
Original
Tpll10

AMDI

Abstract: shaping and stream cipher scrambler ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE , 17 9 VSS TCSR 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH , mode. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894-33 REV A , the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4 ICS1894 , as RX real time isolation control input after latch and LED1 function will be disabled. IDT
Integrated Device Technology
Original
AMDI

LH 192

Abstract: Available in Industrial Temp and Lead Free IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII , FDPX/RXD0 P2/INT MDIO MDC VSS AMDIX RESET_N P3 32-pin 5mm x 5mm QFN IDT , mode. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894-33 REV A , in which TX_EN is asserted, two bits of data are received by the PHY from the MAC. IDT® 10BASE , latch and LED1 function will be disabled. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII
Integrated Device Technology
Original
LH 192
Abstract: . Auto-MDI/MDIX crossover correction ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE , TXD0 TXEN TP_AP 40-pin MLF IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE , Management Data Clock IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE 3 ICS1894 , interface. TXD[3.0] has no effect when TXEN is de-asserted. IDT® 10BASE-T/100BASE-TX INTEGRATED , from pin 16. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE 5 ICS1894 Integrated Device Technology
Original
ICS1894-44
Abstract: Format Preamble Start of Frame Read/Write PHY Address OP Code Bits [4:0] REG Address Bits [4:0 , /MDIX crossover correction ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE , RXTR1RXD1 17 9 RESET_N TCSR 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED , , floating if clock is used on REFIN. Input 25 MHz crystal (or clock) input in MII mode. IDT® 10BASE , ] has no effect when TXEN is de-asserted. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII Integrated Device Technology
Original
Abstract: IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE 1 ICS1894-34 REV B 052112 , COL AMDIX/RXD3 P3/RXD2 MDIO 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED , crystal output, floating if clock is used on REFIN. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH , from the MAC on the MII interface. TXD[3.0] has no effect when TXEN is de-asserted. IDT® 10BASE , isolation control input after latch and LED1 function will be disabled. IDT® 10BASE-T/100BASE Integrated Device Technology
Original

ICS1894-43

Abstract: Tpll10 Management Frame Format Preamble Start of Frame Read/Write PHY Address OP Code Bits [4:0] REG , IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Core power supply (3.3 V) 3.3 V , TP_AP 40-pin MLF IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 2 ICS1894 , Core Power Supply 32 LED3 IO/Ipu LED3 output IDT® 10BASE-T/100BASE-TX INTEGRATED , data are received by the PHY from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII
Integrated Device Technology
Original
ICS1894-43 00Longest TX to RX suppression

IDT CODE DATE marking FORMAT

Abstract: glucometer circuit diagram /calendar provides seconds, minutes, hours, day, date, month, and year information. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. The end of the month date is automatically , -18DVGI 1 5 IDT 1338AC-31 SRI YYWW*$ 8 IDT1338AC-31SRI Marking Diagram (8 SOIC) 8 5 8 16 9 , specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device , and date operation. IDT1338 Features · Real-Time Clock (RTC) counts seconds, minutes, hours
Integrated Device Technology
Original
IDT CODE DATE marking FORMAT glucometer circuit diagram IDT Package Marking format IDT1338-31 1338AC-18 1338c A1208-06
Abstract: 19.7 IDT reserved AMDIX_EN MDI_MODE Twisted Pair Tri-State Enable, TPTRI ICS reserved ICS reserved , Industrial Temp and Lead Free IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE 1 , AMDIXRXD3 P3/RXD2 P2/INT RESET_N P2/INT MDIO MDIO MDC 40-pin MLF 40-pin MLF IDT® 10BASE , ) Receive error as output in MII mode Ground Connect to ground. Ground Connect to ground. IDT , data from the MAC on the MII interface. TXD[3.0] has no effect when TXEN is de-asserted. IDT Integrated Device Technology
Original

glucometer circuit diagram

Abstract: /calendar provides seconds, minutes, hours, day, date, month, and year information. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. The end of the month date is automatically , -18DVGI 1 5 IDT 1338AC-31 SRI YYWW*$ 8 IDT1338AC-31SRI Marking Diagram (8 SOIC) 8 5 8 16 9 , reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are , and date operation. IDT1338 Features · Real-Time Clock (RTC) counts seconds, minutes, hours
Integrated Device Technology
Original

glucometer circuit diagram

Abstract: IDT CODE DATE marking FORMAT either the 24-hour or 12-hour format with AM/PM indicator. The end of the month date is automatically , -31DVGI 18GI YWW$ IDT1338-18DVGI 1 5 IDT 1338AC-31 SRI YYWW*$ 8 IDT1338AC-31SRI Marking Diagram (8 , denotes industrial grade. 7. Bottom marking: country of origin if not USA. IDT® REAL-TIME CLOCK WITH , PCN A1208-06. 2. Updated 16-pin SOIC marking diagram and ordering information to include "A". IDT , to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology
Integrated Device Technology
Original

unmanaged repeater

Abstract: ICS1894-32 Frame Format Preamble Start of Frame Read/Write PHY Address OP Code Bits [4:0] REG Address , equipment. ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE-T/100BASE-TX INTEGRATED , FDPX/RXD0 RXTR1RXD1 17 9 VSS TCSR TXD0 32-pin 5mm x 5mm QFN IDT® 10BASE , 3.3 V Power Supply IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 , clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC. IDT
Integrated Device Technology
Original
unmanaged repeater

ICS1894-43

Abstract: ICS1894 -43 and ICS1894-44 are pin-compatible with ICS1894-40. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER , TXER TP_BP VDD TCSR VSS TXD0 TXD0 TXEN TP_AP 40-pin MLF IDT® 10BASE-T/100BASE , IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894-40 REV K 022412 , the PHY from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4 , to the MAC Interface. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 5
Integrated Device Technology
Original

ICS1894-40

Abstract: , and industrial equipment. ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE , /RXCLK TXER TP_BP VDD TCSR VSS TXD0 TXD0 TXEN TP_AP 40-pin MLF IDT® 10BASE-T/100BASE , IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894-40 REV J 020811 , the PHY from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 4 , to the MAC Interface. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 5
Integrated Device Technology
Original

ICS1894-40

Abstract: ICS1894 , and industrial equipment. ­ MLT-3 encoder and NRZ/NRZI encoder · · · · · IDT® 10BASE , /RXCLK TXER TP_BP VDD TCSR VSS TXD0 TXD0 TXEN TP_AP 40-pin MLF IDT® 10BASE-T/100BASE , IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 3 ICS1894-40 REV G 060110 , clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC. IDT , Interface. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 5 ICS1894-40 REV G
Integrated Device Technology
Original

glucometer circuit diagram

Abstract: IDT1338-18DCGI to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology , Static RAM. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap , the backup supply, maintaining time and date operation. · Real-Time Clock (RTC) counts seconds
Integrated Device Technology
Original
IDT1338-18DCGI IDT1338-18 IDT1338C-18SRI glucometer IDT1338C-18SOGI IDT1338-31DVGI
Abstract: /calendar provides seconds, minutes, hours, day, date, month, and year information. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. The end of the month date is automatically , -31DVGI 18GI YWW$ IDT1338-18DVGI IDT 1338C-31 SRI #YYWW*$ 1 8 IDT1338C-31SRI Marking Diagram (8 SOIC , marking: country of origin if not USA. IDT® REAL-TIME CLOCK WITH BATTERY BACKED NON-VOLATILE RAM 17 , rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are Integrated Device Technology
Original
Showing first 20 results.