500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
CS42448-CQZR Cirrus Logic Consumer Circuit, CMOS, PQFP64, LEAD FREE, MS-026, LQFP-64
CS42448-DQZR Cirrus Logic Consumer Circuit, CMOS, PQFP64, LEAD FREE, MS-026, LQFP-64
CS42448-CQZ Cirrus Logic Consumer Circuit, CMOS, PQFP64, LEAD FREE, MS-026, LQFP-64
CS42448-DQZ Cirrus Logic Consumer Circuit, CMOS, PQFP64, LEAD FREE, MS-026, LQFP-64
CS42L52-CNZ Cirrus Logic Consumer Circuit, 6 X 6 MM, LEAD FREE, MO-220, QFN-40
CS42L52-DNZ Cirrus Logic Consumer Circuit, 6 X 6 MM, LEAD FREE, MO-220, QFN-40

IC TTL 74154

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: , Low -lm pedance, Totem-Pole O utputs Fully Com patible w ith M ost TTL and MSI C ircuits TY P IC A L A V E R A G E P R O P A G A TIO N 3 L E V E LS O F LO G IC D ELAY STROBE T Y PIC A L P O W E R D IS , 26 5 471 TTL 1 2 5 6 7 8 9 10 11 Devices SN54154, SN 74154 4-LINE TO 16 , M IN 2 0 .8 -1 .5 3.4 24 TYP MAX M IN 2 SN 74154 U N IT TYPl M AX V 08 -1 34 5 V V V TTL , these m onolithic, 4-line-to-16-line decoders utilizes TTL circuitry to decode fo u r binary-coded -
OCR Scan
SN74154 IC 74154 ttl 7415 and TTL 74154 cn741- 1c 74154 sn 74154 ttl N54154
Abstract: Signetìcs 74154, LS154 Decoder/Demultiplexers 1-of-16 Decoder/Demultiplexer Product , 2-input enable gate for strobing or expansion TYPE 74154 74LS154 TYPICAL PROPAGATION DELAY 21ns , Products Product S pecification Decoder/Demultiplexers 74154, LS154 LOGIC DIAGRAM FUNCTION , Signetics Logic Products P roduct Specification Decoder/Demultiplexers 74154, LS154 RECOMMENDED , .) 74154 Ifc S I U U N L M II U N b ' 74LS154 UNIT Max Min 2.7 0.4 Typ2 3.4 0.35 0.25 -1 .5 ' 0.5 0.4 -
OCR Scan
Demultiplexer IC 74154 decoder IC 74154 IC 74154 pin diagram decoder IC 74154 pin diagram cI 74154 pin diagram of iC 74154 N74154N N74LS154N 1N916 1N3064
Abstract: operating free-air temperature range (unless otherwise noted) SN 74154 SN 54154 TTL Devices V |H , High-Performance Memory Decoding SN 54154 . . . J OR W PACKAG E SN 74154 . . . Decodes 4 Binary-Coded , with Most TTL and MSI Circuits 4 21 5 20 IO C gndC 1 LJ 6 19 7 18 , m W TTL Devices 19 n s Hvcc 2 4r 5C 6C 7C 8C 9C â'¢ High Fan-Out , monolithic, 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one -
OCR Scan
Abstract: 1-607 A P P L IC A T IO N S this may impose a restriction on mounting orientation relative to , l L 2I I TYPICAL FOR TTL: I. R1 =3300 R2 = 2700 ¡ 4| i X £ Figure 7. Logic-Driven C , . The logic series used can be almost anything; any of the TTL logic family, open-collector or totem , R2. With open-collector TTL outputs, R2 is always required because the HSSR-8200 can actu ally be , TTL having either active pull-up (totem-pole) output or open-collector output. If open col lector TTL -
OCR Scan
74154 decoder 74154 ci
Abstract: open-collector TTL outputs, R2 is always required. And it should meet R2 < VF(OFF) / IOH where IOH is , with TTL having either active pull-up (totem-pole) output or open-collector output. If an open collector TTL is available for driving the input control, a simpler alternative is the shunt-driven circuit as shown in figure 2. Vcc R1 Input LED of ASSR OC TTL Vcc R2 Input LED of ASSR , of the TTL logic family, open-collector or totem pole, will work in the arrangement shown. The same Avago Technologies
Original
ASSR-3220 AV01-0527EN mh 74154 of Demultiplexer IC 74154 multiplexer IC 74154 74154 datasheet 74154 74154 demultiplexer
Abstract: . The logic series used can be almost anything; any of the TTL logic family, open-collector or totem , . With open-collector TTL outputs, R2 is always required because the HSSR-8200 can actually be operated , used with TTL having either active pull-up (totem-pole) output or open-collector output. If open collector TTL is available for driving the control, a simpler alternative is the shunt switching of Figure , row drivers operate in shunt where a decoder/demultiplexer IC mode. With the ENABLE input is used Hewlett-Packard
Original
SCHEMATIC DIAGRAM OF POWER SAVER DEVICE datasheet of Demultiplexer IC 74154 8200 shunt datasheets ic 74154 detail of IC 74154 HSSR8200 5965-5980E
Abstract: other design objectives. It can be used with TTL having either active pull-up (totem-pole) output or opencollector output. If open collector TTL is available for driving the control, a simpler alternative is the , of the TTL logic family, open-collector or totem pole, will work in the arrangement shown. The , OFF-voltage requirement without the external pull-up provided by R2. With open-collector TTL outputs, R2 is , , where a decoder/ demultiplexer IC is used. The values of the resistors R1 and R2 are NOT computed in Avago Technologies
Original
application of 74154 TRANSZORB solid SCHEMATIC DIAGRAM OF electrical saver
Abstract: 74154 U N IT (iA 0 .2 0 .4 0 .2 0 .4 V 3 TTL DEVICES Vo l l| l| - | l|L ·O S IC C L o w - , Compatible with Most TTL and M SI Circuits T Y P IC A L A V E R A G E P R O P A G A T IO N D E L A Y 3 L E V E L S O F L O G IC '1 5 4 'L 1 5 4 2 3 ns STROBE 19 ns 170 m W 85 m W T Y P IC A L P O W E R D IS S , -LINE DECODERS/DEMULTIPLEXERS logic diagram 3 TTL DEVICES Texas ^ In s t r u m e n t s POST O F F IC E , Texas * In s t r u m e n t s POST O F F IC E BO X 2250 12 · O A L L A S . T E X A S 75 26 5 TTL -
OCR Scan
54L154 SN54L154 16-LINE
Abstract: are TTL compatible. Each digit consists of 16 l Rugged solid plastic encapsulated packages , written until it is asynchronously replaced by another. l TTL logic levels, 5V power The 1414 has a , internal memory for the four digits. This entire assembly is then filled with water-clear IC grade approach , (2416) by built-in lenses. The IC chip contains 17 segment drivers, four digit drivers, 64 character , blank (active low) decoder/multiplexer (74154) are possible choices. All Blanking the entire display may RS Components
Original
RS1414 decoder IC 74138 74138 IC decoder truth table for ic 74138 IC 74138 decoder ttl 74138 74138 ic diagram F16055
Abstract: : +44 (0)1226 207620 www.abielectronics.co.uk ChipMaster Compact Professional IC List 2.08 Digital IC Tester Software version 2.08 Series 54/74 TTL ICs 7400 7401 7402 7403 7404 7405 7406 7407 , 74143 74144 74145 74147 74148 74150 74151 74152 74153 74154 74155 74156 74157 74158 74159 , the TTL section 4000 4001 4002 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 , Compact Professional IC List 2.08 Analogue IC Tester Software version 2.08 Operational Amplifiers ABI Electronics
Original
IC TTL 7432 IC 7402, 7404, 7408, 7432, 7400 ttl 74118 74189 memory ic 74138 74189 ttl memory TLC272 TLC274 TLC277 TLC279 TLC2872 TLE2061
Abstract: . Inputs are TTL compatible. Each digit consists of 16 bar-segments plus a decimal point segment for , asynchronously q TTL logic levels, 5V power q End stackable packages. Absolute maximum ratings Voltage (any , circuit chip. The LED die is a magnified to a height of 2.84mm (1414) by built-in lenses. The IC chip , placed within the shell and the entire assembly is then filled with water-clear IC grade epoxy. This , multiplexer (74138) or a 4-to16 line decoder/multiplexer (74154) are possible choices. All higher-order RS Components
Original
ic 74138 pin diagram pin diagram of ic 74138 DL1414 74138 logic circuit ic 7442 DECIMAL DECODER ic ttl 74138
Abstract: pMOS pSGT STTL TTL - - ' ··- - - - - - Mischtechnölogie, die bipolare Transistoren und , nMOS nMOS CMOS CMOS TTL TTL TTL TTL TTL 7403 PC (PCE) 7404 PC (PCE) Type Land Vergleichs , Funktion Techno logie TTL TTL TTL TTL TTL TTL TTL TTL TTL Gehäuse Betriebs temperatur bereich 0/70 0 , E 3 AND-Gatter, je 3 E 3 NAND-Gatter, je 3 E, OC 2 NAND-Schmitt-Trigger, je 4 E TTL 6 invertierende SchmittTrigger 6 invertierende Treiber TTL OC, 15 V . 6 Treiber, OC, 15 V TTL TTL 2 NAND-Gatter, je 4 E TTL 2 -
OCR Scan
MH1SS1 TESLA mh 7400 MH 7404 mh 7400 tesla cdb 838 tda 7851 L
Abstract: Outputs 13 â'¢ Fully Compatible with M o st TTL and M S I Circuits T Y P IC A L A V E R A G E P R O P A G A T IO N D E L A Y 3 L EV E LS O F L O G IC STRO BE TY PE logic symbol T Y P IC A L , W description Each o f these monolithic, 4-line-to-16-line decoders utilizes TTL circuitry to , inputs, G1 and G2, are low. The TTL DEVICES 3 demultiplexing function is performed by using the , circuits are fully compatible fo r use w ith most other TTL circuits. All inputs are buffered and input -
OCR Scan
Abstract: Digital I.C.s, 74INTEGRATED CIRCUITS DIGITAL TTL, 74LS & 74HC Series Quad 2-input NAND gate Quad 2-input NAND gate, open collector Quad 2-input NOR gate Quad 2-input NOR gate, open collector , /multiplexers 74151 Dual 4-line to 1-line data selector 4-line to 16-line decoder/demultiplexer 74154 Dual , Digital I.C. Prices STOCK No. 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7413 , 74126 74151 74154 74155 74156 74191 74193 74393 74HC00 74HC02 74HC03 74HC04 74HC08 74HC10 Electro Value
Original
FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 16-DIL
Abstract: Independently and Asynchronously â'¢ TTL Compatible, 5 Volt Power â'¢ 17th Segment for Improved Punctuation , , ASCII character generator, LED multiplexing and drive circuitry. Inputs are TTL compatible. A single 5 , decoder. A 3-to-8 line decoder multiplexer (74138) or a 4-to-16 line decoder/multiplexer (74154) are , Protection The metal gate CMOS IC of the DL1414T is extremely immune to ESD damage. However, users of these -
OCR Scan
circuit using dl1414t 74138 3 to 8 decoder L1414T 623L32
Abstract: 74LS153 - MAX+PLUS il TTL Macrofunction 74147 74148 74151 74153 74154 74155 74156 74157 74158 74160 , graphic and text designs S chem atic captu re with Valid Logic's V alidG KD or V iew log ic's V iew d ra w , relational operations Full A lte ra /V a lid Logic and A l te r a /V ie w lo g ic cro ss-com patibility via , V ie w log ic V iew sim chip- and board-level sim ulators or with Logic A u to m a tio n 's S m artM , are entered either with V a lid G E D by Valid Logic or with V ie w d raw by V iew log ic (see Figure -
OCR Scan
sn 74373 SN 74114 logic diagram of ic 74112 IC 7486 xor 7486 xor IC sn 74377 QIC-24
Abstract: file. For each C N F , a Ffierarchy Inte rconnect File (.HIF) and a G raph ic Design File (.GDF) are , logic schem atic in the M A X + P L U S Graph ic Editor. Altera Corporation Page 320 Data Sheet , |d create an ED IF file with V iew log ic softw are, the fo llow ing a pplicatio ns are required: LI , IF netlist writer) version 4.0 o r higher Viewloaic T ab le 3 lists the V ie w lo g ic B U IL T , Support for TTL Macrofunctions Table 4. TTL Function Mappings in Altera-Provided LMFs (Part 1 o f 3 -
OCR Scan
IC AND GATE 7408 specification sheet 74LS96 74LS183 7486 XOR GATE SN 74168 IC 74LS192
Abstract: TTL MSI _ SN54154, SN54L1S4. SN74154, SN74L154 4 , System Design High Fan-Out, Low-lmpedance, Totem-Pole Outputs Fully Compatible with Most TTL, DTL, and M , 'L I 54 T Y P IC A L A V E R A G E P R O P A G A T IO N D E L A Y 3 L E V E L S O F L O G IC STRO BE 23 ns 46 ns 19 ni 38 ns T Y P IC A L PO W E R D IS S IP A T IO N 170 mW 8 5 mW description , î N O M 'L 1 5 4 : R " 8 k Î Ï N O M T Y P IC A L O F A L L O U T P U T S '1 5 4 : 'L 1 5 4 -
OCR Scan
4-LINE-T0-16-LME 74L154 H-11H l154c
Abstract: /Vila are TTL level normal input buffers Vihb/Vilb are CMOS level normal input buffers Vmc/Vac are TTL , Min. Typ. Max, TTL level schmitt Trigger input threshold voltage VT+ - â'" 1,2 1.7 2.3 V VT- 0.8 , mm 1.0 1.5 2.0 ns 2ND (I: metal wiring length) 1.4 2.1 2.3 TTL level input buffer delay time , '" Type No. Function block name Logic function Max. No. of fan-outs Interface level TTL CMOS , -42-41 Type No. Function block name Logic function Max. No. of fan-outs Interface level TTL CMOS -
OCR Scan
IC 3-8 decoder 74138 pin diagram Multiplexer IC 74151 full adder using Multiplexer IC 74151 ic 74151 ic 74148 block diagram MSI IC 74138 decoder MSM91H000 72MS40 DQQ023 MSM70H000 MSM70H00
Abstract: N T h e R P 3 G 01 and R P 3 G 0 2 a r e A n a lo g /D ig ita l se m ic u s to m g a te a r r a y s fa b r ic a te d w ith m e ta l g a te B i-C M O S p ro cess. T h e R P 3 G 0 1 and R P 3 G 0 2 c o n , in g th e C M O S l o g i c , b o t h o f w h ic h a r e in te g r a te d o n o n e c h ip . A s t h , s: ( 1) (2) (3) B ip o la r a n a lo g circu it C M O S log ic g a te a rra y a re a In p u t/O u tp , eters hFE hFE V be V be B V ceo BV C B O B V ebo Satu ration R esistance (@ Ic = lm A , I B= 1 0 0 M -
OCR Scan
ic 74226 jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list RP3G01 3W1X879 00GG71S
Showing first 20 results.