500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN74LS76AD Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-SOIC 0 to 70 visit Texas Instruments
SN74LS76ADR Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-SOIC 0 to 70 visit Texas Instruments
SN74LS76AN Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-PDIP 0 to 70 visit Texas Instruments
SN74LS76AN3 Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-PDIP 0 to 70 visit Texas Instruments
ISL1561IRZ Intersil Corporation Fixed Gain Dual Port Class-G Differential xDSL Line Driver; QFN24; Temp Range: -40° to 85°C visit Intersil Buy
ISL5585GCRZ-TK Intersil Corporation SLIC 1-CH 53dB 45mA 3.3V/-18V/-24V/-28V 32-Pin QFN EP T/R visit Intersil

IC 74LS76

Catalog Datasheet MFG & Type PDF Document Tags

logic ic 7476 pin diagram

Abstract: and pin diagram of IC 7476 54/7476 54H/74H76 54LS/74LS76 DESCRIPTION The "76'' is a Dual JK Flip-Flop w ith individ ual J, K, Clock, Set and Reset inputs. The 7476 and 74H76 are positive pulse triggered flip-flops. JK inform ation , . The 74LS76 is a negative edge triggered flip-flop. The J and K inputs must be stable only one setup , = = = = = INPUTS o IC C H L L H H H H C P (d ) X X X _n_ J~L -T L J~L J X X X h I h I K X X X h h , . d. The 74LS76 is edge triggered. Data m ust be stable one setup tim e p rio r to the negative edge o
-
OCR Scan
logic ic 7476 pin diagram and pin diagram of IC 7476 logic ic 7476 flip-flop pin diagram 7476 truth table pin diagram for IC 7476 pin configuration of 74LS76 IC 54LS/74LS76 N7476N N74H76N N74LS76N N74H76F N74LS76F

logic ic 7476 pin diagram

Abstract: logic ic 74LS76 pin diagram /Connection Diagram 9314 D EV IC E NO . 4xD 4xD 4xD 4x(RS) 4xD 1 4xD i- 4xD 4xD , ro - Item Dual JK 54LS/74LS78 c_ Dual JK Dual JK Dual JK Dual JK 54LS/74LS76 , 0 -8 UJ z D58 54/7476, 54H/74H76, 54LS/74LS76 3- K , Q Cd Cd C O UJ 2 J l
-
OCR Scan
logic ic 74LS76 pin diagram 74LS107 ic 74109 74109 dual JK 74LS109 IC 74196 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279

74LS76P

Abstract: 74LS76D 76 CO NNECTIO N DIAGRAM PINOUT A /54/7476 0 / / o / c ^ ^S4H/74H76 Gf / ci 7 ^ 54LS/74LS76£ v / 6 / 6 DUAL JK FLIP-FLOP (With Separate Sets, Clears and Clocks) DESCRIPTION - The '76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip-flop. Inputs to the master section are controlled by the clo ck pulse. The clock pulse , (U.L.) H IG H /L O W 0.5/0.25 2.0/0.5 1.5/0.5 1.5/0.5 10/5.0 (2.5) LÔ G IC D IA G R A M S (one half
-
OCR Scan
74LS76P 74LS76D IC 7476 pinout 7476PC 74LS76 pinout IC 74LS76 54/74LS 54/74H CLS76

74LS76 IC

Abstract: TC74HC76AP Vcc (opr) = 2V ~6V · Pin and Function Compatible with 74LS76 . TRUTH TABLE 2CK 2 PR 2C LR »[ (TOP VIEW) I EC LO G IC S Y M B O L CLR L H L H H H H H PR H L L H H H H H IN P U T S J K X X , tr > tf DC E L E C T R IC A L C H A R A C T E R IS T IC S PA RA M ETER SYMBOL H igh-Level Input
-
OCR Scan
TC74HC76A 74LS76 IC TC74HC76AP AF4 equivalent TC74HC76AP/AF TC74HC76AP/AF-3 TC74HC76AP/AF-4

TTL 74ls76

Abstract: IC 74LS76  Nil2 0 27a 5156 LC74HC76 D u a I J - K F l i P «FI o P With R e gfjá ìnIn D Set WMfz.a-'X Na2027 â'¢LC74HC76à J- 7 'J -y D-yT" I UXTÃV, LS â'¢ TTL (74LS76) â'¢ÃfiíSREISa-sST»*. // â'¢ T TL ©4*4*5 4 LS/74LS n*J*> 9 V 5. T é = 2 5 ±2V, V sS=0V un « t VcCflftx V â'¢ S V VlNmax -0» - 5 V VOUTmai -JO^-^VCC+O-5 V I OUT ±25 mA ¡h*W« I CC/ I Gn// ±50 mA , 2111
-
OCR Scan
TTL 74ls76 LS 2027 ATJ 2027 C sanyo LS 2027 13P1 AJJM DIP16 S156TSIWI/8295TSR 2027-1M 15PFV

logic ic 74LS76 pin diagram

Abstract: j-k flip flop 74ls76 LS TTL DN74LS Series DN74LS76 D N 74LS76 D ^ 74^ 7^ Dual J-K F lip -F lo p s (with S e t and Reset) Description D N 7 4 L S 7 6 contains tw o negative-edge triggered J-K flip-flop circuits, each w ith independent clock-C P, J, K, and directcoupled set and reset input terminals. P -2 · · · · · Features Negative-edge trigger Independent input and ou tp u t term inals for each flip-flop , son '" " R I -Outjr CP In p u t 3V OV N p u tQ i ÍC l i « L . . 5 _
-
OCR Scan
j-k flip flop 74ls76

logic ic 74LS76 pin diagram

Abstract: pin diagram for IC 74ls76 54/74LS76 INPUTS OUTPUTS FUNCTION CLR PR J K CK Q tr L H * * * L H CLEAR H L * * * H L , defined as the value of the IC's internal equivalent capacitance which is calculated from the operati
-
OCR Scan
M54HC76 M74HC76 pin diagram for IC 74ls76 74hc76 of ic 74LS76 IC 74LS76 pin diagram 54HC 74HC M54/74HC76 54/74LS76
Abstract: CMOS silicon gate process-.,technology to achieve operating speeds similar to LS-TTL (74LS76) w ith the , o r V |L, IO L =4rr|A Input Current Quiescent Current >IN ic e V |N =VCC or V SS V |N =VCC , ° M V |N = V |H ° r V iL , IO L =4mA Input Current Quiescent Current 11N ic c V |N = V c c o -
OCR Scan
LC74HC7 LC74HC 54LS/74LS

74HC76

Abstract: logic ic 74LS76 pin diagram VCC (OPR) = 2 V TO 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS76 B1R (Plastic Package) F1R , 4.5 ns ns pF pF (*) CPD is defined as the value of the IC's internal equivalent capacitance
STMicroelectronics
Original
M54HC76F1R M74HC76M1R M74HC76B1R M74HC76C1R 74ls76 jk flip-flop logic symbol and truth table flip-flop 74ls76 74Ls76 truth table M54/M74HC76 P027A

74HC76

Abstract: 54HC76 WITH 54/74LS76 DESCRIPTION The M54/74HC76 Is a high speed CMOS DUAL J-K FLIP FLOP fabricated in silicon , Current 6.0 6.0 HA 4/6 238 · · 7# ssic b m u ic trim k c i /= 7 SGS-THOMSON M 54/M , ClN C p d (*) is defined as the value of the IC's internal equivalent capacitance which is
-
OCR Scan
54HC76 Toggle flip flop IC 10LSTTL 76F1R 76B1R 74HC76M 74HC76C1R

MAX77100

Abstract: IC-74 SANYO SEMICONDUCTOR CORP 53E T > TW OTb 0010S31 037 « T S A J r- H4>~ 0 7 - 0 7 No.3628 f MLC74HC76M CMOS High-Speed Standard Logic Dual J-K Flip-Flop with Reset and Set F e a tu re s · The MLC74HC76M consists of 2 identical J-K type flip-flops. · Uses CMOS silicon gate process technology to achieve operating speeds sim ilar to LS-TTL (74LS76) with the low power dissipation and high noise margin of standard MOS IC's. · H as buiTered outputs, improving the output transition
-
OCR Scan
MAX77100 IC-74 IC74 0Q10S3H MLC74HC

74HC76

Abstract: logic ic 74LS76 pin diagram FUNCTION COMPATIBLE WITH 54/74LS76 DESCRIPTION The M54/74HC76 is a high speed CMOS DUAL J-K FLIP FLOP , pF pF CRD (*) Note (*) Cpp is defined as the value of the IC's internal equivalent capacitance
-
OCR Scan

FZH115B

Abstract: fzh261 74LS74 74LS75 74HC74 74HC75 7476 7480 7482 74LS76 74HC76 7483 7485 7486 7490 7491 , Digital I.C. Prices STOCK No. 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7413 , 0.67 0.49 0.44 2.59 2.32 74LS75 74LS76 74LS83 74LS85 74LS86 74LS90 74LS92 74LS93
Electro Value
Original
FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 74INTEGRATED 16-DIL

74LS76D

Abstract: (Ceram ic Package) HIGH NOISE IMMUNITY V nih = V n il = 28 % V cc (MIN.) WIDE OPERATING VOLTAGE RANGE V cc (OPR) = 2 V TO 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS76 D ES CR I PT ION M 1R , Capacitance 2.0 4.5 6.0 C|N CRD n (*) C pd isdefined as the value o tth e IC 's internal equivalent , 6 ig iy ieirR @ ffiiD es T SGS-THOMSON M54/M74HC76 Plastic D IP I 6 (0 25) M EC H A N IC A , ieirR @ ffiiD es /IT SGS-THOMSON M54/M74HC76 8 0 1 6 (Narrow) M E C H A N IC A L DATA mm
-
OCR Scan

74ls76 jk flip-flop logic symbol and truth table

Abstract: 74hc76 VCC (OPR) = 2 V TO 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS76 B1R (Plastic Package) F1R , 4.5 ns ns pF pF (*) CPD is defined as the value of the IC's internal equivalent capacitance
STMicroelectronics
Original

TC74HC76

Abstract: 74LS76 IC ith the lo g ic level a p p lied to the J an d K in p u ts ,th e o u tp u ts change state on the n eg , e n t o f the c lo c k an d a re a cc o m p lish e d b y a lo w lo g ic level on the c o rre s p o n , Voltage Range · · · V c c (o p r)= 2 V ~ 6 V · P in and F u n c tio n C o m p a tib le w ith 74LS76 . , ns In p u t R is e an d F a l l T im e t r . tf DC E L E C T R IC A L C H A R A C T E R IS T IC S PARAM ETER H ig h - L e v e l In p u t V o lta g e Low -Level In p u t V o lta g e SYMBOL TRQ T
-
OCR Scan
TC74HC76 HC-207 HC-208

L-53ID-B-TNR2.54

Abstract: L-934SYD-TNR2.54 IT POWER SU PPLY CURRENT (mA) IC C L LOW LEV EL VC -.M A X VlH -4 .5 V Vj l =OV a s a p p ro p ria , -1.5 54/74LS75 54 74 2 -1.5 54/74LS76 54 74 0.7 0.8 2 -1.5 54/74 74 , SHORT CIRCU IT POWER SUPPLY CURRENT (mA) IC C L LOW LEV EL vc c m ax O F F -S T A T E OUTPUT , 54/74LS75 54 0 Input 74 G Input V,=5.5V 54/74LS76 54 J/K Input 74 Clock Preset/Clr V p 5 .5 V 54 , ) PARAMETER V lL LOW LEVEL V ih HIGH LEVEL V iC CLAMP VOLTAGE (See Notes - Page 50) OUTPUT VOLTAGE (V) VOL
-
OCR Scan
L-53ID-B-TNR2.54 L-934SYD-TNR2.54 ic 74ls13 74ls192 54/74S508 74ls32 54/74LSOO 54/74LS01 54/74LS02 54/74LS03 54/74LS04 54/74LS05

RS flip flop IC

Abstract: logic ic 74LS76 pin diagram standard C M O S logic 4000B series w h ile giving h igh -spee d pe rform ance equivalent to the 74LS76. T , ic d io d e c u r r e n t V o > V cc 1 O u t p u t c u rr e n t , p e r o u tp u t p in S u p p ly , r is e t im e , fa llt im e V c c = 4 5V V qc = 6 OV E L E C T R IC A L j Sym bo l C H A R A C T ER IS T IC S L im it s P a ra m e te r T e s t c o n d it io n s V c c (V ) M in 1 .5 3 . 15 , , ; i 6. 0 6. o 6 .0 6. 0 11h 11L Ic e H ig h - le v e l in p u t c u rr e n t L o w - le v e l
-
OCR Scan
M74HC76P RS flip flop IC JK flip flop IC diode sd pd cmos rs flip flop M74HC112 R01-U
Abstract: 74LS76. A unit, the M 74H C 112, having the sam e functions and e le c ­ The M 74H C 76 contains , M ax M in 0 .1 0. 1 0. 1 L o w - le v e l in p u t c u rre n t Ic e Q u ie s c e -
OCR Scan

74LS82

Abstract: 74245 BIDIRECTIONAL BUFFER IC r ty p ic a l p ro p a g a tio n d e la y s a re g e n e ra lly th e slo w est tim e s fo r a n y in , ty p ic a l p ro p a g a tio n d e la y s a re g e n e ra lly th e slo w est tim e s fo r a n y in p , 74LS04 74LS08 74LS10 74LS11 74LS20 74LS21 74LS30 74LS32 74LS40 74LS42 74LS51 74LS64 74LS74 74LS75 74LS76 , 0 M H z , has 2 2 in p u ts a n d 4 0 o u tp u ts of w h ic h 10 are of 4 m A d riv e s tre n g th a , (L o a d U n it) Is th e In p u t c a p a c ita n c e of o n e b a s ic gate. T y p ic a l va lu e s
-
OCR Scan
74LS82 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 la 4508 ic schematic diagram advantages for ic 7473 TC140G SC12D4 SC18D4 SC27D4 SC37D4 SC44D4
Showing first 20 results.