NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Type | Ordering |
| I2S bus specification | Philips Semiconductors / NXP Semiconductors | I2S bus specification |
7 pages, |
Original |  |
|
|||||
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: Philips Semiconductors I2S bus specification 1.0 INTRODUCTION 2.0 BASIC SERIAL BUS , , 1996 Philips Semiconductors I2S bus specification 3.0 THE I2S BUS is latched on the , Philips Semiconductors I2S bus specification T tLC 0.35T tHC 0.35 VH = 2.0V VL = 0.8V SCK , February 1986 CONDITION Ttr = 360 3 Philips Semiconductors I2S bus specification Table 1. , configuration February 1986 5 Philips Semiconductors I2S bus specification WSD WSP EN SCK ... | Original |
7 pages, |
SN00125 i2s specification philips I2S bus specification I2S bus specification datasheet abstract |
|
|||
| Abstract: obtained in the I2S Bus Specification. I2S Interface Signal Pins Serial Clock (SCK) is a continuous , Manual IDT 79RC32355 79RC32355 Data Sheet IDT 74LVC74A 74LVC74A Data Sheet I2S Bus Specification Cirrus Logic CS43L42 CS43L42 , Sound (I2S) specification, and how to configure the TDM registers. RC32355 RC32355 TDM Interface The RC32355 RC32355 , I2S specification. The standard form of the TDM protocol is similar for both the transmit and receive , channel. Serial Data (SD) is a bi-directional serial data bus used to transmit and receive data. I2S ... | Original |
7 pages, |
RC32355 IDT74LVC74A fred CS43L42 AN-339 74LVC74A i2s RECEIVER I2S bus specification i2s specification RC32355 abstract |
|
|||
| Abstract: the Inter-IC sound bus (I²S) [4]. Figure 3 shows the I²S interface configuration and timing diagram. , Bus Specification Page 6 of 7 [5] MAX9850 MAX9850 data sheet [6] MAX9491 MAX9491 data sheet Application Note , parallel input with a bus rate up to 35Mbps. Of these 27 bits, 18 bits are the video RGB data: 6 bits for , parallel data are output from the MAX9218 MAX9218, a bus clock is regenerated based on the timing embedded in the , when the SCK stays low, no data are received. Page 2 of 7 Figure 3. I²S interface configuration ... | Original |
7 pages, |
MAX9850 MAX9491 MAX9485 MAX9218 MAX9217 APP3578 16 pair PCM Cable I2S bus specification AN3578 MAX9217 abstract |
|
|||
| Abstract: defined as SD in the I2S bus specification. See the Reading Data Using the I2S Interface section for , the I2S bus specification. See the Reading Data Using the I2S Interface section. Frame Sync Out. This , set to logic high, this pin outputs the signal defined as WS in the I2S bus specification. See the , FIR FILTER ENGINE DGND 05476-001 SDI FSI SDO SDL DRDY SCO FSO I2S ADR2:0 , devices via SYNC pin I2S interface mode Figure 1. APPLICATIONS Data acquisition systems Vibration ... | Original |
32 pages, |
ADR434 ADR431 AD8021 AD7762 AD7760 AD7763 I2S bus specification SCR FIR 3 D AD7763 abstract |
|
|||
| Abstract: logic high, this pin outputs the signal defined as SCK by the I2S bus specification. See the Reading , signal defined as WS in the I2S bus specification. See the Reading Data Using the I2S Interface section. , the I2S pin is set to logic high, this pin outputs the signal defined as SD in the I2S bus specification. See the Reading Data Using the I2S Interface section for details. Serial Clock Out. This clock , WS but having no meaning in the I2S interface specification. D7 DVALID D6 OVR D5 UFILTER ... | Original |
32 pages, |
I2S bus specification ADR434 ADR431 AD8021 AD7763 AD7762 AD7760 AD7763 abstract |
|
|||
| Abstract: The I2S bus (Inter-IC Sound bus) is a 3-wire, half-duplex serial link for connecting digital audio , bus is widely used by equipment and IC manufacturers. This reference design implements an I2S , as an I2S transmit master or an I2S receive master, this design has a standard WISHBONE slave bus , Controller with WISHBONE Interface Lattice Semiconductor bus, the I2S appears as a set of addressable , receive data and control the operation of the I2S. The WISHBONE slave bus supports WISHBONE Classic bus ... | Original |
11 pages, |
i2s RECEIVER philips I2S bus specification LCMXO1200C-3T100C lcmxo2 wishbone lcmxo2-1200 I2S bus specification LCMXO2-1200HC-4TG100C LCMXO2-1200HC-4TG100 verilog code for i2s bus RD1101 RD1101 abstract |
|
|||
| Abstract: (SLAA301 SLAA301) 4. I2S Bus Specification ( , diagram for the I2S and DSP modes of operation with various offset programmability. This document also , Timing With Offset = 0 . I2S Timing With Offset = 2 . I2S Timing With Offset = n1 . I2S ... | Original |
9 pages, |
TLV320AIC33 OMAP5912 I2S bus specification TLV320AIC3x SLAA311 SLAA311 abstract |
|
|||
| Abstract: Manual, Texas Instruments February 2004, SLES001C SLES001C I2S Bus Specification, Phillips Semiconductors, June , TLV320DAC23 TLV320DAC23 has an Inter-IC Sound (I2S) interface for audio samples and a serial peripheral interface (SPI , converter. An Atlantic master sink in the Atlantic to I2S converter reads the processed samples via a , The data is sent to the four audio DACs in parallel using four I2S interfaces. Each I2S interface has ... | Original |
22 pages, |
7 band equalizer FAT32 GRAPHIC EQUALIZER Graphic Equalizer ic I2S bus specification TLV320DAC23 TLV320DAC32 digital graphic equalizer ic graphic equalizer 12db verilog code for iir filter parametric equalizer parametric equalizer ic datasheet abstract |
|
|||
| Abstract: SPECIFICATION VER 2.1 January 2000 [3] I2S Bus specification, Phillips Semiconductors, June 1996 Copyright , I2S INPUT HEADSET IC Check for Samples: TLV320DAC3202 TLV320DAC3202 1 FEATURES Ground Referenced Click-Pop , Standard I2S, PCM, Left and Right Justified Formats Supports Data Mixing With Gain Options · · · · · · · · · · · · · 32-Step Volume Control from 4 to -59 dB Clocking: Internal Clock Derived from I2S , supports industry standard formats such as I2S and PCM. Many features of this device such as volume setting ... | Original |
19 pages, |
TLV320DAC3202 SLAS726B TLV320DAC3202 abstract |
|
|||
| Abstract: SPECIFICATION VER 2.1 January 2000 [3] I2S Bus specification, Phillips Semiconductors, June 1996 Submit , 32-Bit Data Width Supports Standard I2S, PCM, Left and Right Justified Formats Supports Data Mixing , Clocking: Internal Clock Derived from I2S BCLK Package: WCSP, 0.5 mm Pitch, 2 mm x 2.5 mm Power Supply , performance. The digital audio interface supports industry standard formats such as I2S and PCM. Many features , HSLDRV DAC L SD Class G HSLDAC DIN HSOUTG HSL I2S FLT HSR DIGMIXR ... | Original |
20 pages, |
TLV320DAC3202 0X00 UM10204 I2S bus specification SLAS726A TLV320DAC3202 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| ARM DEVCON 2007 LPC2300 LPC2300 LPC2300 LPC2300 Series I2S Audio Interface USB Audio Demo ARM Devcon October 2007 2 I2S Interface A standard communication interface for digital audio applications. • The I2S bus specification defines a 3-wire serial bus, having 1 data, 1 clock, and one word select signal. • The basic I2S connection has one master, which is always the master, and one slave. • The I2S interface on the LPC2300 LPC2300 LPC2300 LPC2300 . 3 I2S Format 4 LPC2300 LPC2300 LPC2300 LPC2300 I2S Interface • The I2S input can operate in both master and slave mode www.datasheetarchive.com/download/58398878-595975ZC/i2s.usb.audio.demo.zip (LPC2300 I2S Intro ARM Devcon Demo.pdf) |
NXP | 23/10/2007 | 8019.41 Kb | ZIP | i2s.usb.audio.demo.zip |
| I2S-bus specification. I RD2 - CAN2 receiver input. I CAP2[0] - Capture input for Timer 2, channel 0 the signal WS in the I2S-bus specification. O TD2 - CAN2 transmitter output. I CAP2[1] - Capture input receiver. Corresponds to the signal SD in the I2S-bus specification. I/O SSEL1 - Slave Select for SSP1. O received by the slave. Corresponds to the signal SCK in the I2S-bus specification. I/O SCK1 - Serial Clock driven by the master and received by the slave. Corresponds to the signal WS in the I2S-bus specification www.datasheetarchive.com/download/36331940-595893ZC/ird.cd.contents.zip (LPC2468_2.pdf) |
NXP | 23/10/2012 | 35869.34 Kb | ZIP | ird.cd.contents.zip |
| controller. - Three I2C-bus interfaces (one with open-drain and two with standard port pins). - I2S (Inter , 32-bit, Single-chip, External memory interface, USB 2.0, Device, Host, OTG, Ethernet, CAN, I2S, I2C interface, two Synchronous Serial Ports (SSP), three I2C interfaces, and an I2S interface. Supporting this vectored interrupts. • General Purpose AHB DMA controller (GPDMA) that can be used with the SSP, I2S, and 4 kB RAM AND DMA GP DMA CONTROLLER I2S INTERFACE SPI, SSP0 INTERFACE I2SRX_SDA I2STX_SDA MISO, MISO0 www.datasheetarchive.com/download/36331940-595893ZC/ird.cd.contents.zip (user.manual.lpc24xx.pdf) |
NXP | 23/10/2012 | 35869.34 Kb | ZIP | ird.cd.contents.zip |
| Parametrics ISP1181BS ISP1181BS ISP1181BS ISP1181BS Bus interface USB 1.1 DESCRIPTION USB 1.1 interface device controller Other features . standby current mA 10 DDC1/DDC2 support I2C-bus interface Slave 41 1 0 /catalog/parametrics/97.html Parametrics PCF8584P PCF8584P PCF8584P PCF8584P I2C-bus FUNCTION Parallel bus to I2C-bus protocol converter and interface Supply voltage www.datasheetarchive.com/files/philips/search/docindex-v2.txt |
Philips | 14/02/2002 | 998.47 Kb | TXT | docindex-v2.txt |
| channels per line data transfer conformable to the I 2 S-bus format with word lengths of up to 24 bits application. 1.2 Multiple format data interface Audio interface supports standard I 2 S-bus, MSB-justified, LSB-justified and two multichannel formats Voice interface supports I2S-bus and mono channel -emphasis, volume and mute which can be controlled via the L3-bus or I 2 C-bus interface. Features Selectable control: via L3-bus or I 2 C-bus microcontroller interface Supports sample frequency ranges www.datasheetarchive.com/files/philips/pip/uda1338h_2.html |
Philips | 23/04/2003 | 5.2 Kb | HTML | uda1338h_2.html |
| channels per line data transfer conformable to the I 2 S-bus format with word lengths of up to 24 bits standard I 2 S-bus, MSB-justified, LSB-justified and two multichannel formats Voice interface supports I 2 S-bus and mono channel formats Digital sound processing Control via L3-bus or I mode, de-emphasis, volume and mute which can be controlled via the L3-bus or I 2 C-bus interface path Selectable control: via L3-bus or I 2 C-bus microcontroller interface Supports sample www.datasheetarchive.com/files/philips/pip/uda1384_2.html |
Philips | 06/06/2005 | 4.71 Kb | HTML | uda1384_2.html |
| supports the standard I 2 S-bus data input format and the LSB-justified serial data input format with S, S, up to 20-bit + USB I2S, S, up to 20-bit + USB -80 (0.005) -80 (0.005) -30 (3) -30 (3) 0.8 0.8 I2S, S, up to 20-bit + USB USB DAC 128 I2S, S ) 150 -30 (3) -30 (3) 150 USB audio -80 (0.005) 0.8 I2S, S, up to 20-bit + USB I2S, S, up to 20-bit + USB USB DAC USB DAC -80 (0.005) 0 www.datasheetarchive.com/files/philips/pip/uda1321_4-v1.html |
Philips | 14/02/2002 | 15.1 Kb | HTML | uda1321_4-v1.html |
| equipment which incorporates recording functions. The UDA1361TS UDA1361TS UDA1361TS UDA1361TS supports the I 2 S-bus data format Master or slave operation. Multiple format output interface I2S-bus and MSB-justified format UDA1361TS UDA1361TS UDA1361TS UDA1361TS 96 kHz sampling 24-bit stereo audio ADC 25-nov-02 Product Specification www.datasheetarchive.com/files/philips/pip/uda1361ts_2-v1.html |
Philips | 23/04/2003 | 3.6 Kb | HTML | uda1361ts_2-v1.html |
| UDA1334BT UDA1334BT UDA1334BT UDA1334BT_1 Product information page UDA1334BT UDA1334BT UDA1334BT UDA1334BT; Low power audio DAC General info The UDA1334BT UDA1334BT UDA1334BT UDA1334BT supports the I 2 S-bus data format with word lengths of up to 24 bits Easy application SO16 package. Multiple format data interface I 2 S-bus and LSB 1334BT 1334BT 1334BT 1334BT Low power audio DAC 22-5-2002 Product Specification 24.0 108 www.datasheetarchive.com/files/philips/pip/uda1334bt_1.html |
Philips | 06/06/2005 | 4.74 Kb | HTML | uda1334bt_1.html |
| recording functions. The UDA1361TS UDA1361TS UDA1361TS UDA1361TS supports the I 2 S-bus data format and the MSB-justified data . Multiple format output interface I2S-bus and MSB-justified format compatible Up to 24 significant 25-11-2002 Product Specification 20.0 100.9 Products and packages www.datasheetarchive.com/files/philips/pip/uda1361ts_2.html |
Philips | 15/06/2005 | 6.01 Kb | HTML | uda1361ts_2.html |