HN58V65AI HN58V66AI HN58V65A-SR HN58V66A-SR HN58V66A ADE-203-759B HN58V65A - Datasheet Archive

 

HN58V66AI Series HN58V65A-SR Series HN58V66A-SR Series 64k EEPROM (8-kword × 8-bit) Ready/Busy function, RES function

 

HN58V65AI HN58V65AI Series HN58V66AI HN58V66AI Series HN58V65A-SR HN58V65A-SR Series HN58V66A-SR HN58V66A-SR Series 64k EEPROM (8-kword × 8-bit) Ready/Busy function, RES function (HN58V66A HN58V66A) Wide Temperature Range version ADE-203-759B ADE-203-759B (Z) Rev. 2.0 Oct. 31, 1997 Description The Hitachi HN58V65A HN58V65A series and HN58V66A HN58V66A series are a electrically erasable and programmable EEPROM's organized as 8192-word × 8-bit. They have realized high speed, low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster. Features · Single supply: 2.7 to 5.5 V · Access time: 100 ns (max) at 2.7 V VCC < 4.5 V 70 ns (max) at 4.5 V VCC 5.5 V · Power dissipation: Active: 20 mW/MHz (typ) Standby: 110 µW (max) · On-chip latches: address, data, CE, OE, WE · Automatic byte write: 10 ms (max) · Automatic page write (64 bytes): 10 ms (max) · Ready/Busy · Data polling and Toggle bit · Data protection circuit on power on/off HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Features (cont) · · · · · · · Conforms to JEDEC byte-wide standard Reliable CMOS with MNOS cell technology 105 erase/write cycles (in page mode) 10 years data retention Software data protection Write protection by RES pin (only the HN58V66A HN58V66A series) Operating temperature range: HN58V65AI/HN58V66AI HN58V65AI/HN58V66AI Series: ­40 to 85°C HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR Series: ­20 to 85°C Ordering Information Access time Type No. 2.7 V VCC < 4.5 V 4.5 V VCC 5.5 V Package HN58V65API-10 HN58V65API-10 100 ns 70 ns 600 mil 28-pin plastic DIP (DP-28 DP-28) HN58V66API-10 HN58V66API-10 100 ns 70 ns HN58V65AFPI-10 HN58V65AFPI-10 100 ns 70 ns HN58V66AFPI-10 HN58V66AFPI-10 100 ns 70 ns HN58V65ATI-10 HN58V65ATI-10 100 ns 70 ns HN58V66ATI-10 HN58V66ATI-10 100 ns 70 ns HN58V65AT-10SR HN58V65AT-10SR 100 ns 70 ns HN58V66AT-10SR HN58V66AT-10SR 100 ns 70 ns 2 400 mil 28-pin plastic SOP (FP-28D FP-28D) 28-pin plastic TSOP(TFP-28DB TFP-28DB) HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Pin Arrangement HN58V65API HN58V65API Series HN58V65AFPI HN58V65AFPI Series RDY/Busy A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC WE NC A8 A9 A11 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 HN58V65ATI HN58V65ATI Series HN58V65AT-SR HN58V65AT-SR Series A2 A1 A0 I/O0 I/O1 I/O2 VSS I/O3 I/O4 I/O5 I/O6 I/O7 CE A10 15 16 17 18 19 20 21 22 23 24 25 26 27 28 14 13 12 11 10 9 8 7 6 5 4 3 2 1 A3 A4 A5 A6 A7 A12 RDY/Busy VCC WE NC A8 A9 A11 OE 14 13 12 11 10 9 8 7 6 5 4 3 2 1 A3 A4 A5 A6 A7 A12 RDY/Busy VCC WE RES A8 A9 A11 OE (Top view) (Top view) HN58V66ATI HN58V66ATI Series HN58V66AT-SR HN58V66AT-SR Series HN58V66API HN58V66API Series HN58V66AFPI HN58V66AFPI Series RDY/Busy A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC WE RES A8 A9 A11 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 A2 A1 A0 I/O0 I/O1 I/O2 VSS I/O3 I/O4 I/O5 I/O6 I/O7 CE A10 15 16 17 18 19 20 21 22 23 24 25 26 27 28 (Top view) (Top view) 3 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Pin Description Pin name Function A0 to A12 Address input I/O0 to I/O7 Data input/output OE Output enable CE Chip enable WE Write enable VCC Power supply VSS Ground RDY/Busy Ready busy RES* Reset 1 NC No connection Notes: 1. This function is supported by only the HN58V66A HN58V66A series. Block Diagram Notes: This function is supported by only the HN58V66A HN58V66A series. 4 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series VCC VSS I/O0to I/O7 RDY/Busy High voltage generator RES *1 I/O buffer and input latch OE CE Control logic and timing WE RES *1 A0 Y decoder to A5 Y gating X decoder Memory array Address buffer and latch A6 to A12 Data latch 5 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Operation Table Operation CE OE WE RES* 3 1 RDY/Busy I/O High-Z Dout VIL VIL VIH VH * Standby VIH ×* × × High-Z High-Z Write VIL VIH VIL VH High-Z to V OL Din Deselect VIL VIH VIH VH High-Z High-Z Write Inhibit × × VIH × - - × VIL × × - - Data Polling VIL VIL VIH VH VOL Dout (I/O7) Program reset × × × VIL High-Z High-Z Read 2 Notes: 1. Refer to the recommended DC operating conditions. 2. × : Don't care 3. This function supported by only the HN58V66A HN58V66A series. Absolute Maximum Ratings Parameter Symbol Value Power supply voltage relative to V SS VCC ­0.6 to +7.0 Vin 1 ­0.5* to +7.0* V Topr ­40 to +85 °C HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR Topr ­20 to +85 °C ­55 to +125 °C Input voltage relative to V SS Operating temperature range * 2 HN58V65AI/HN58V66AI HN58V65AI/HN58V66AI Storage temperature range Notes: 1. Vin min : ­3.0 V for pulse width 50 ns. 2. Including electrical characteristics and data retention. 3. Should not exceed VCC + 1 V. 6 Tstg Unit V 3 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Recommended DC Operating Conditions Parameter Symbol Min Typ Max Unit Supply voltage VCC 2.7 - 5.5 V VSS 0 0 0 Input voltage 1 VIL ­0.3* 2 VIH V 3 V VCC ­ 0.5 - VCC + 1.0 V HN58V65AI/HN58V66AI HN58V65AI/HN58V66AI Operating temperature Topr Notes: 1. 2. 3. 4. 5. VCC + 0.3* ­40 - 85 °C ­20 - 85 °C 4 - 0.6* HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR VH * 2.4* - V 5 VIL min: ­1.0 V for pulse width 50 ns. VIH = 3.0 V for VCC = 3.6 to 5.5 V. VIH max: V CC + 1.0 V for pulse width 50 ns. This function is supported by only the HN58V66A HN58V66A series. VIL = 0.8 V for VCC = 3.6 V to 5.5 V DC Characteristics (Ta = ­ 40 to + 85°C, VCC = 2.7 to 5.5 V: HN58V66AI/HN58V66AI HN58V66AI/HN58V66AI, Ta = ­ 20 to + 85°C, VCC = 2.7 to 5.5 V: HN58V66A-SR/HN58V66A-SR HN58V66A-SR/HN58V66A-SR) Parameter Symbol Min Typ Max 1 Unit Test conditions µA VCC = 5.5 V, Vin = 5.5 V Input leakage current I LI - - 2* Output leakage current I LO - - 2 µA VCC = 5.5 V, Vout = 5.5/0.4 V Standby V CC current I CC1 - 1 to 2 5 µA CE = VCC I CC2 - - 1 mA CE = VIH I CC3 - - 6 mA Iout = 0 mA, Duty = 100%, Cycle = 1 µs at VCC = 3.6 V - - 10 mA Iout = 0 mA, Duty = 100%, Cycle = 1 µs at VCC = 5.5 V - - 15 mA Iout = 0 mA, Duty = 100%, Cycle = 100 ns at VCC = 3.6 V - - 25 mA Iout = 0 mA, Duty = 100%, Cycle = 70 ns at VCC = 5.5 V - 0.4 V I OL = 2.1 mA - V I OH = ­400 µA Operating VCC current Output low voltage VOL - Output high voltage VOH VCC × 0.8 - Note: 1. I LI on RES : 100 µA max (only the HN58V66A HN58V66A series) 7 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Capacitance (Ta = 25°C, f = 1 MHz) Parameter Symbol Input capacitance Cin* Output capacitance Note: Cout* 1 Min Typ Max Unit Test conditions - 1 - 6 pF Vin = 0 V - - 12 pF Vout = 0 V 1. This parameter is sampled and not 100% tested. AC Characteristics (Ta = ­40 to + 85°C, VCC = 2.7 to 5.5 V: HN58V65AI/HN58V66AI HN58V65AI/HN58V66AI, Ta = ­20 to + 85°C, VCC = 2.7 to 5.5 V: HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR) Test Conditions · Input pulse levels : 0.4 V to 2.4 V (VCC = 2.7 to 3.6 V), 0.4 V to 3.0 V (VCC = 3.6 to 5.5 V) 0 V to VCC (RES pin*2) · Input rise and fall time : 5 ns · Input timing reference levels : 0.8, 1.8 V · Output load : 1TTL Gate +100 pF · Output reference levels : 1.5 V, 1.5 V Read Cycle 1 (VCC = 2.7 to 4.5 V) HN58V65AI/HN58V66AI HN58V65AI/HN58V66AI HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR -10 Parameter Symbol Min Max Unit Test conditions Address to output delay t ACC - 100 ns CE = OE = VIL, WE = VIH CE to output delay t CE - 100 ns OE = VIL, WE = VIH OE to output delay t OE 10 50 ns CE = VIL, WE = VIH t OH 0 - ns CE = OE = VIL, WE = VIH t DF 0 40 ns CE = VIL, WE = VIH t DFR 0 350 ns CE = OE = VIL, WE = VIH t RR 0 450 ns CE = OE= VIL, WE = VIH Address to output hold OE (CE) high to output float* RES low to output float* RES to output delay* 8 2 1, 2 1 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Write Cycle 1 (VCC = 2.7 to 4.5 V) Parameter Symbol Min*3 Typ Max Unit Address setup time t AS 0 - - ns Address hold time t AH 50 - - ns CE to write setup time (WE controlled) t CS 0 - - ns CE hold time (WE controlled) t CH 0 - - ns WE to write setup time (CE controlled) t WS 0 - - ns WE hold time (CE controlled) t WH 0 - - ns OE to write setup time t OES 0 - - ns OE hold time t OEH 0 - - ns Data setup time t DS 50 - - ns Data hold time t DH 0 - - ns WE pulse width (WE controlled) t WP 200 - - ns CE pulse width (CE controlled) t CW 200 - - ns Data latch time t DL 100 - - ns Byte load cycle t BLC 0.3 - 30 µs Byte load window t BL 100 - - Test conditions µs 4 Write cycle time t WC - - 10* Time to device busy t DB 120 - - ns - - ns Write start time 5 ms t DW Reset protect time* 2, 6 Reset high time* 2 0* t RP 100 - - µs t RES 1 - - µs Notes: 1. t DF and t DFR are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven. 2. This function is supported by only the HN58V66A HN58V66A series. 3. Use this device in longer cycle than this value. 4. t WC must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value. 5. Next read or write operation can be initiated after t DW if polling techniques or RDY/Busy are used. 6. This parameter is sampled and not 100% tested. 7. A6 through A12 are page addresses and these addresses are latched at the first falling edge of WE. 8. A6 through A12 are page addresses and these addresses are latched at the first falling edge of CE. 9. See AC read characteristics. 9 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Read Cycle 2 (VCC = 4.5 to 5.5 V) HN58V65AI/HN58V66AI HN58V65AI/HN58V66AI HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR -10 Parameter Symbol Min Max Unit Test conditions Address to output delay t ACC - 70 ns CE = OE = VIL, WE = VIH CE to output delay t CE - 70 ns OE = VIL, WE = VIH OE to output delay t OE 10 40 ns CE = VIL, WE = VIH t OH 0 - ns CE = OE = VIL, WE = VIH t DF 0 30 ns CE = VIL, WE = VIH t DFR 0 350 ns CE = OE = VIL, WE = VIH t RR 0 450 ns CE = OE= VIL, WE = VIH Address to output hold OE (CE) high to output float* RES low to output float* RES to output delay* 10 2 1, 2 1 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Write Cycle 2 (VCC = 4.5 to 5.5 V) Parameter Symbol Min*3 Typ Max Unit Address setup time t AS 0 - - ns Address hold time t AH 50 - - ns CE to write setup time (WE controlled) t CS 0 - - ns CE hold time (WE controlled) t CH 0 - - ns WE to write setup time (CE controlled) t WS 0 - - ns WE hold time (CE controlled) t WH 0 - - ns OE to write setup time t OES 0 - - ns OE hold time t OEH 0 - - ns Data setup time t DS 50 - - ns Data hold time t DH 0 - - ns WE pulse width (WE controlled) t WP 100 - - ns CE pulse width (CE controlled) t CW 100 - - ns Data latch time t DL 50 - - ns Byte load cycle t BLC 0.2 - 30 µs Byte load window t BL 100 - - Test conditions µs 4 Write cycle time t WC - - 10* Time to device busy t DB 120 - - ns - - ns Write start time 5 ms t DW Reset protect time* 2, 6 Reset high time* 2 0* t RP 100 - - µs t RES 1 - - µs Notes: 1. t DF and t DFR are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven. 2. This function is supported by only the HN58V66A HN58V66A. 3. Use this device in longer cycle than this value. 4. t WC must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value. 5. Next read or write operation can be initiated after t DW if polling techniques or RDY/Busy are used. 6. This parameter is sampled and not 100% tested. 7. A6 through A12 are page address and these addresses are latched at the first falling edge of WE. 8. A6 through A12 are page address and these addresses are latched at the first falling edge of CE. 9. See AC read characteristics. 11 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Timing Waveforms Read Timing Waveform Address tACC CE tOH tCE OE tDF tOE WE High Data Out Data out valid tRR tDFR RES *2 12 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Byte Write Timing Waveform(1) (WE Controlled) tWC Address tCS tAH tCH CE tAS tBL tWP WE tOES tOEH OE tDS tDH Din tDW High-Z RDY/Busy tDB High-Z tRP tRES RES *2 VCC 13 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Byte Write Timing Waveform(2) (CE Controlled) Address tWS tAH tBL tWC tCW CE tAS tWH WE tOES tOEH OE tDS tDH Din tDW RDY/Busy tDB High-Z tRP tRES RES *2 VCC 14 High-Z HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Page Write Timing Waveform(1) (WE Controlled) *7 Address A0 to A12 tAS tAH tBL tWP WE tDL tCS tBLC tWC tCH CE tOEH tOES OE tDH tDS Din RDY/Busy High-Z tDB tDW High-Z tRP RES *2 tRES VCC 15 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Page Write Timing Waveform(2) (CE Controlled) *8 Address A0 to A12 tAS CE tAH tBL tCW tDL tWS tBLC tWC tWH WE tOEH tOES OE tDH tDS Din RDY/Busy High-Z tRP RES *2 VCC 16 tRES tDB tDW High-Z HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Data Polling Timing Waveform Address An An An CE WE tOEH tCE *9 tOES OE tDW tOE*9 I/O7 Din X Dout X Dout X tWC 17 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Toggle Bit This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program. Toggle Bit Waveform Notes: 1. 2. 3. 4. I/O6 beginning state is "1". I/O6 ending state will vary. See AC read characteristics. Any address location can be used, but the address must be fixed. Next mode *4 Address tCE *3 CE WE *3 tOE OE tOES tOEH *1 I/O6 Din Dout *2 Dout Dout tWC 18 *2 Dout tDW HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Software Data Protection Timing Waveform(1) (in protection mode) VCC CE WE tBLC Address Data 1555 AA 0AAA 55 1555 A0 tWC Write address Write data Software Data Protection Timing Waveform(2) (in non-protection mode) VCC tWC Normal active mode CE WE Address Data 1555 0AAA 1555 1555 0AAA 1555 AA 55 80 AA 55 20 19 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Functional Description Automatic Page Write Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 µs from the preceding falling edge of WE or CE. When CE or WE is kept high for 100 µs after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM. Data Polling Data polling indicates the status that the EEPROM is in a write cycle or not. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data outputs from I/O7 to indicate that the EEPROM is performing a write operation. RDY/Busy Signal RDY/B usy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V OL after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance. RES Signal (only the HN58V66A HN58V66A series) When RES is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping RES low when VCC is switched. RES should be high during read and programming because it doesn't provide a latch function. VCC Read inhibit Read inhibit RES Program inhibit 20 Program inhibit HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series WE, CE Pin Operation During a write cycle, addresses are latched by the falling edge of WE or C E, and data is latched by the rising edge of WE or CE. Write/Erase Endurance and Data Retention Time The endurance is 105 cycles in case of the page programming and 104 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 104 cycles. Data Protection 1. Data Protection against Noise on Control Pins (CE, OE, WE) during Operation During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 15 ns or less. Be careful not to allow noise of a width of more than 15 ns on the control pins. WE CE VIH 0V VIH OE 0V 15 ns max 21 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series 2. Data protection at VCC on/off When VCC is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state. Note: The EEPROM should be kept in unprogrammable state during VCC on/off by using CPU RESET signal. VCC CPU RESET * Unprogrammable * Unprogrammable (1) Protection by CE, OE, WE To realize the unprogrammable state, the input level of control pins must be held as shown in the table below. CE VCC × × OE × VSS × WE × × VCC ×: Don't care. VCC: Pull-up to VCC level. VSS : Pull-down to V SS level. 22 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series (2) Protection by RES (only the HN58V66A HN58V66A series) The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's RES pin. RES should be kept VSS level during VCC on/off. The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input. VCC RES Program inhibit WE or CE 1 µs min 100 µs min Program inhibit 10 ms min 23 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series 3. Software data protection To prevent unintentional programming caused by noise generated by external circuits, this device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode. SDP is enabled if only the 3 byte code is input. Address Data 1555 AA 0AAA 55 1555 A0 Write address Write data } Normal data input Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written. Address Data 1555 0AAA 1555 1555 0AAA 1555 AA 55 80 AA 55 20 The software data protection is not enabled at the shipment. Note: There are some differences between Hitachi's and other company's for enable/disable sequence of software data protection. If there are any questions , please contact with Hitachi sales offices. 24 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Package Dimensions HN58V65API HN58V65API Series HN58V66API HN58V66API Series (DP-28 DP-28) Unit: mm 35.6 36.5 Max 15 13.4 14.6 Max 28 14 1.2 2.54 ± 0.25 0.48 ± 0.10 0.51 Min 1.9 Max 15.24 2.54 Min 5.70 Max 1 + 0.11 0.25 ­ 0.05 0° ­ 15° Hitachi Code JEDEC EIAJ Weight (reference value) DP-28 DP-28 - Conforms 4.6 g 25 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Package Dimensions (cont) HN58V65AFPI HN58V65AFPI Series HN58V66AFPI HN58V66AFPI Series (FP-28D FP-28D) Unit: mm 18.3 18.8 Max 15 14 1.12 Max 0.17 ± 0.05 0.15 ± 0.04 1 2.50 Max 8.4 28 11.8 ± 0.3 1.7 1.27 0.15 0.40 ± 0.08 0.38 ± 0.06 0.20 M Dimension including the plating thickness Base material dimension 26 0.20 ± 0.10 0° ­ 8° 1.0 ± 0.2 Hitachi Code JEDEC EIAJ Weight (reference value) FP-28D FP-28D Conforms - 0.7 g HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Package Dimensions (cont) HN58V65ATI HN58V65ATI Series HN58V66ATI HN58V66ATI Series HN58V65AT-SR HN58V65AT-SR Series HN58V66AT-SR HN58V66AT-SR Series (TFP-28DB TFP-28DB) Unit: mm 8.00 8.20 Max 15 1 14 11.80 28 0.55 0.22 ± 0.08 0.10 M 0.20 ± 0.06 0.45 Max 0.80 13.40 ± 0.30 Dimension including the plating thickness Base material dimension +0.07 0.13 ­0.08 0.10 0.17 ± 0.05 0.15 ± 0.04 1.20 Max 0° ­ 5° 0.50 ± 0.10 Hitachi Code JEDEC EIAJ Weight (reference value) TFP-28DB TFP-28DB - - 0.23 g 27 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series When using this document, keep the following in mind: 1. This document may, wholly or partially, be subject to change without notice. 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission. 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document. 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein. 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd. 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS. 28 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Hitachi, Ltd. Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109 For further information write to: Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 USA Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 01628-585000 Fax: 01628-585160 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533 Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071 Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan. 29 HN58V65AI HN58V65AI Series, HN58V66AI HN58V66AI Series, HN58V65A-SR HN58V65A-SR Series, HN58V66A-SR HN58V66A-SR Series Revision Record Rev. Date Contents of Modification Drawn by Approved by 0.0 Mar. 12, 1997 Initial issue Y. Nagai K. Furusawa 1.0 Aug. 29, 1997 Addition of HN58V65A-SR/HN58V66A-SR HN58V65A-SR/HN58V66A-SR AC Characteristics Input pulse level: 0.4 V to VCC to 0 V to VCC Timing Waveform Read Timing Waveform: Correct error Functional Description Data Protection 3.: Addition of description Y. Nagai T. Muto 2.0 Oct. 31, 1997 DC Characteristics I CC3 (max): 6/10/12/25 mA to 6/10/15/25 mA 30