500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
B130-101A-WP-1 Tripp Lite EXTENDER WALLPLATE KIT TAA GSA visit Digikey Buy
N250-012 Tripp Lite PATCH PANEL RJ45 TAA GSA visit Digikey Buy
2552 B&K Precision Corporation 70 MHZ 2 GSA/S 2 CH DSO visit Digikey Buy
2555 B&K Precision Corporation 100 MHZ 2 GSA/S 4 CH DSO visit Digikey Buy
2557 B&K Precision Corporation 200 MHZ 2 GSA/S 4 CH DSO visit Digikey Buy
2554 B&K Precision Corporation 100 MHZ 2 GSA/S 2 CH DSO visit Digikey Buy

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : OPA2341DGSA/250 Supplier : Texas Instruments Manufacturer : Texas Instruments Stock : 285 Best Price : $3.44 Price Each : $3.44
Part : OPA2355DGSA/250 Supplier : Texas Instruments Manufacturer : Texas Instruments Stock : 3,324 Best Price : $3.08 Price Each : $3.08
Shipping cost not included. Currency conversions are estimated. 

GSA-V1/32

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: CSA Certified, UL Recognized AMPERE RATING VOLTS GSA-V1/100 1/100A GSA1/100 GSA-V1/32 1/32A GSA1/32 GSA-V1/16 1/16A GSA1/16 GSA-V1/10 1/10A GSA1/10 GSA-V1/8 1/8A GSA1/8 GSA-V15 , GSA3 GSA-V3-2/10 3-2/10A GSA3-2/10 GSA-V3-1/2 3-1/2A GSA3-1/2 GSA-V4 4A GSA4 GSA-V5 5A GSA5 , RATING VOLTS GDL-V1/100 1/100A GDL1/100 250V GDL-V1/32 1/32A GDL1/32 250V GDL-V4/100 4 , -2/10 3-2/10A 250V GDL3-2/10 GDL-V4 4A GDL4 250V GDL-V5 5A GDL5 250V GDL-V6 6A GDL6 250V Ferraz Shawmut
Original
250VAC 125VAC GSA-V1/32 GSA1/32 GSA-V15/100 15/100A

PR2A10DC6K-1.5 10A 250VAC

Abstract: GSR-V3/4 , UL Recognized AMPERE RATING VOLTS GSA-V1/100 1/100A GSA1/100 GSA-V1/32 1/32A GSA1/32 , -2/10 3-2/10A GSA3-2/10 GSA-V3-1/2 3-1/2A GSA3-1/2 GSA-V4 4A GSA4 GSA-V5 5A GSA5 GSA-V6 6A , VOLTS GDL-V1/100 1/100A GDL1/100 250V GDL-V1/32 1/32A GDL1/32 250V GDL-V4/100 4/100A GDL4 , 2-1/2A GDL2-1/2 250V GDL-V2-8/10 2-8/10A 250V GDL2-8/10 GDL-V3 3A GDL3 250V GDL-V3-2/10 3-2 , /100 GGC-V1/32 1/32A GGC1/32 GGC-V1/16 1/16A GGC1/16 GGC-V1/10 1/10A GGC1/10 GGC-V1/8 1/8A
Ferraz Shawmut
Original
GSA-V20 PR2A10DC6K-1.5 10A 250VAC GSR-V3/4 GDL20 FUSE 3A 125V GAB7 Fuse 250V 2A GSA15/100 GSA175/1000 GSA-V175/1000 175/100A GSA-V3/16 3/16A
Abstract: 2-8/10A 3A 3-2/10A 3-1/2A 4A 5A 6A 6-1/4A 7A 8A 10A 12A 15A 20A 25A 30A 250V 250V , /10A 1-8/10A 2A 2-1/4A 2-1/2A 2-8/10A 3A 3-2/10A 4A 5A 6A 6-1/4A 7A 8A 10A 12A 15A 20A Ferraz Shawmut
Original
32VAC GSA3/16 GSA2/10 GSA3/10 GSA4/10 GSA6/10

47c201

Abstract: TMP47C101M consultation with TOSHIBA. TOSHIBA CORPORATION 1/32 TMP47C101/201 Pin Assignment (Top View) Pin , Reset signal input HOLD (INT1) I/O (Input) VDD VSS 2/32 External interrupt 2 input , 3.2 Interval Timer · 3.3 Timer/Counters (TC1, TC2) 3/32 TMP47C101/201 2. Internal CPU , ] instruction execution, when the branch con- Table 2-1 Status Change of Program Counter 4/32 TOSHIBA , the address 000H through 3FFH are read. 5/32 TMP47C101/201 Figure 2-3. Program Memory Map
Toshiba
Original
TMP47C101P TMP47C201P TMP47C101M TMP47C201M TMP47P201VP TMP47C990E 47c201 TLCS-47E 47C101/201

CSA8.00MT

Abstract: Input data ' p in Output data V KK Figure 3-2. Ports P1, P2, P3 Figure 3-3. Example of , addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L], Table 3-2 lists the pins (I/O , 0 0 1 1 0 1 : o 0 1 Pin R70 R71 R72 R73 Table 3-2. Relationship between L register , . PortR9 4 15-16 - TO SH IBA 3.2 4bit A/D Conversion (Comparator) Input TMP47C215/415 The , + 0.3 V V [> [>-40 to V DQ + 0.3 30 3.2 mA -12 Output Voltage V OUT3 b u n buT2
-
OCR Scan
CSA8.00MT TMP47C215N TMP47C415N 47C215/415 TLCS-470 SDIP42-P-600-1 TMP47P415VN

CSA8.00MT

Abstract: 47C415 /TEST/TESTP/SET/CLR >1 Output data PIN VKK Figure 3-2. Ports P1, P2, P3 47C215/415 Figure 3-3 , addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O , 1110 1111 R70 R71 R72 R73 Table 3-2. Relationship between L register contents and I/O port bits a , (SI) -Data output Control output Figure 3-7. PortR9 4-15-16 TOSHIBA TMP47C215/415 3.2 4bit A/D , 3.2 l0UT3 P1, P2, P3 - 12 '0UT4 R4, R5, R6 -25 Output Currnent (Total) 2IOUT3 P1, P2, P3 -80
-
OCR Scan
47C415 R5201 CSB400B KBR-400B

TLCS-470

Abstract: TLCS470 In p u t data O u tp u t d a ti Figure 3-2. Ports P1, P2, P3 82 TOSHIBA AMERICA , addressing bit manipu lation instructions [SET @L], [CLR @L], and [TEST @ LJ. Table 3-2 lists the pins (I/O , < -0 LD CLR L, #0011B @L Table 3-2 Relationship Between L Register Contents and I/O Port Bits , COMPONENTS, INC. 4-Bit Microcontroller TLCS-470 TMP47C215/415 3.2 4-B it A /D Conversion , qq + 0.3 Unit V V V T.B.D. 30 3.2 -12 -25 -80 -100 600 260 (10 S) -55 to 125 -30 to 70 mW "C
-
OCR Scan
TLCS470 Transistor 7f3 TMP47C415F SDIP42-P-60Q 204B-6F
Abstract: -1414-0.80D t I t t It t I t t 1 33 32 31 30 29 28 27 26 25 24 2s \ RAO (OCO) 22 RA1 (T1/IC0 , Control Circuit 2.8 Interrupt Control Circuit 2.9 Reset Circuit Hardware Functions 3.1 I/O Ports 3.2 , - 0086h and the final 32-byte space can also be used for special applications. 1000 01 -
OCR Scan
TMP47E885AF P-QFP44-1414-0 TMP47P885F
Abstract: Table 3-2. Port Address Assignments and Available I/O Instructions Port Address (*) 00H 0 1 02 03 04 , /TESTP/SET/CLR Input data Output data VKK Figure 3-2. Ports P1, P2, P3 Figure 3-3 , Table 3-2 lists the pins (I/O ports) that correspond to the L register contents. Example: To clear R43 , : 1 1 1 0 1 1 0 1 1 1 1 1 1 0 1 ; 0 0 1 Pin R70 R71 R72 R73 Table 3-2. Relationship between L , - TO SHIBA 3.2 4bit A/D Conversion (Comparator) Input TMP47C215/415 The comparator input -
OCR Scan
P-SDIP42-600-1 BM47C415N0A 980901EBP2
Abstract: 32 31 30 29 28 27 26 25 24 23 22 R41 R40 _ -R92 (SCK) -R91 (SO) -R90 (SI) -R81(T2) ~R80 , /TESTP/SET/ CLR Figure 3-2. Ports P1, P2, P3 Figure 3-3. Example of driving a VFT 4 - , bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O ports , CLR QL ; R43< -0 Table 3-2. Relationship between L register contents and I/O port bits L register 3 , SH IB A 3.2 4 bit AD Conversion (Comparator) Input TMP47C215/415 The comparator input is -
OCR Scan
Abstract: IN / TEST/TESTP/SET / CLR Figure 3-2. Ports P1, P2, P3 Figure 3-3. 4 - 16-13 Example , indirect addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the , 1 1 0 1 Table 3-2. Relationship between L register contents and I/O port bits a. R4 , 16-17 1999 - 09-01 TO SHIBA 3.2 TMP47C216/416 4bit A/D Conversion (Comparator) Input The , , R80, R81, R9 3.2 â 0UT3 P1, P2, P3 - â 0UT4 Output Current (per 1 pin) P1, P2 -
OCR Scan
TMP47C216F TMP47C416F 47C216/416 TMP47P416VF

FC1028

Abstract: 1414D /TEST/TESTP/SET/CLR >1 Output data PIN VKK Figure 3-2. Ports P1, P2, P3 47C216/416 Figure 3-3 , addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O , 110 0 110 1 1110 1111 R70 R71 R72 R73 Table 3-2. Relationship between L register contents and I/O , (SI) -Data output Control output Figure 3-7. PortR9 4-16-17 TOSHIBA TMP47C216/416 3.2 4bit A/D , , R82 30 mA buT2 R71 to R73, R80, R81, R9 3.2 'oUT3 P1, P2, P3 - 12 '0UT4 R4, R5, R6 -25
-
OCR Scan
FC1028 1414D 47C416 QFP44-P-1414D
Abstract: circuit ♦Peripheral hardware functions 3.1 I/O ports 3.2 Interval timer 3.3 Timer/counters (TC1, TC2 , instruction. Table 3-2. shows the port address allocation and the input/output instructions that access the , Output latch pulse n Port H _ X Figure 3-2. Output Timing 3.1.2 Input/Output , set, clear, or test the bit specified by the L register. Table 3.2 shows the correspondence between , 0 0 R50 0 1 0 1 R51 0 1 1 0 R52 0 Table 3-2. 2 1 -
OCR Scan
TMP47E186/187 TMP47E186M TMP47E186M/187M TMP47E187M P-SOP16-300-1

KYOCERA KSS

Abstract: KSS CXO *3 2 P*2 P*1 P*0 *; 1, 2, 3 IN / TEST/TESTP/SET/ CLR Figure 3-2. Ports P1, P2 , ], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O ports) that correspond to the L register , instruction. LD L , #0011B ; S et R43 pin address to L r e g is t e r CLR QL ; R43 , read upon execution of an input instruction. Figure 3-7. Port R9 3.2 4 bit AD Conversion , , R5, R6 P1, P2, P3 R4, R5, R6 -0.3 to V qq + 0.3 V qd -40 to V qd + 0.3 30 3.2 12 Output
-
OCR Scan
KYOCERA KSS KSS CXO
Abstract: P12 P22 P13 P21 VSS R50 K01 P10 O X X CO 33 32 31 30 29 28 27 26 25 24 , Interrupt Controller 2.9 Reset Circuit Peripheral Hardware Function 3.1 Input/O utput Ports 3.2 Interval , located in the last 32-byte space (addresses 1FE0h through 1FFFh) in the program memory with the lower , through 0086h and 32-byte of the program memory are also used for special purposes. Address Reset -
OCR Scan
TMP47C800 TMP47C800N TMP47C800F 47C800 TMP47P800N TMP47P800F

dmb transistor

Abstract: 10 11 TMP47C800 (2) P-QFP44-1414-0.80D C OC OC O O X X i ! I I I t t I I I I 33 32 31 , Reset Circuit Peripheral Hardware Function 3.1 Input/Output Ports 3.2 Interval Timer 3.3 Timer/Counters , to port P1. The table is located in the last 32-byte space (addresses 1FE0h through 1FFFh) in the , 32-byte of the program memory are also used for special purposes. Address OOOOh Reset start address
-
OCR Scan
dmb transistor 000707EBA1

LTA 201P

Abstract: spw 080 T O S H IB A CO R PO R A TIO N 1/32 TMP47C101/201 Pin Assignment (Top View) D IP 1 6 /5 0 P , nter 2 external input External interrupt 2 input 2/32 T O S H IB A C O R PO RATIO N TM , Controller Interrupt Controller Reset Circuit Peripheral Flardware Function · 3.1 I/O Ports · 3.2 Interval Timer · 3.3 Timer/Counters (TC1, TC2) T O S H IB A C O R PORATION 3/32 TMP47C101/201 2 , acceptance Reset 0 O 0 O 0 O 0 O G 0 O 0 O 0 Interrupt vector \ 0 G Q G O 4/32
-
OCR Scan
LTA 201P spw 080 S0P16 47P201VP TLCS-47 BM4721A BM1160 P47P201VP
Abstract: and hold â'¢ 8 analog inputs â'¢ Conversion time: 32 /us (at 6 MHz , Peripheral Hardware Function 3.1 Input/Output Ports 3.2 Interval Timer 3.3 Tim er/Counters (TC1, TC2) 3.4 , 4 bits to port P2 and the lower 4 bits to port P1. The table is located in the last 32-byte space -
OCR Scan
TMP47C660A/860A TMP47C660AN TMP47C860AN TMP47C660AF TMP47C860AF 47C660A/860A
Abstract: Timer Reset 3.1 I/O Ports 3.2 Interval Timer 3.3 3.4 Timer/Counters (TC1, TC2) A/D Converter , the lower 4 bits to port R5. The table is located in the last 32-byte space (addresses,7 E 0 h -
OCR Scan
TMP47C243/443 P47C243N P47C443N TMP47C243M TMP47C443M TMP47C243DM

TMP47C243N

Abstract: TMP47C243M Function · Watchdog Timer Reset Peripheral Hardware Function Watchdog Timer Reset 3.1 I/O Ports 3.2 , the lower 4 bits to port R5. The table is located in the last 32-byte space (addresses,7 E 0 h through
-
OCR Scan
TMP47C243N TMP47C443DM TMP47C443N P-SDIP28-400-1 P-SOP28-450-1 P-SSOP30-56-0
Showing first 20 results.