NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: GS8642Z18 GS8642Z18(B)/GS8642Z36 /GS8642Z36(B)/GS8642Z72 /GS8642Z72(C) 119- & 209-Bump BGA Commercial Temp Industrial Temp 72Mb Pipelined and Flow Through Synchronous NBT SRAM Features 300 MHz167 MHz 2.5 V or 3.3 V VDD 2.5 V or 3.3 V I/O Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) ... | Original |
35 pages, |
GS8642Z72 GS8642Z18B GS8642Z18 /GS8642Z36 /GS8642Z72 GS8642Z18 abstract |
|
|||
| Abstract: Product Preview GS8642Z18 GS8642Z18(B)/GS8642Z36 /GS8642Z36(B)/GS8642Z72 /GS8642Z72(C) 119- & 209-Bump BGA Commercial Temp Industrial Temp 72Mb Pipelined and Flow Through Synchronous NBT SRAM Features 300 MHz167 MHz 2.5 V or 3.3 V VDD 2.5 V or 3.3 V I/O Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep ... | Original |
34 pages, |
GS8642Z72 GS8642Z18B GS8642Z18 /GS8642Z36 /GS8642Z72 GS8642Z18 abstract |
|
|||
| Abstract: Product Preview GS8642Z18 GS8642Z18(B/E)/GS8642Z36 /GS8642Z36(B/E)/GS8642Z72 /GS8642Z72(C) 119-, 165-, & 209-Pin BGA Commercial Temp Industrial Temp 72Mb Pipelined and Flow Through Synchronous NBT SRAM Features 300 MHz167 MHz 2.5 V or 3.3 V VDD 2.5 V or 3.3 V I/O Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include ... | Original |
38 pages, |
GS8642Z72 GS8642Z18B GS8642Z18 /GS8642Z36 /GS8642Z72 GS8642Z18 abstract |
|
|||
| Abstract: Preliminary GS8642Z18 GS8642Z18(B)/GS8642Z36 /GS8642Z36(B)/GS8642Z72 /GS8642Z72(C) 119- & 209-Bump BGA Commercial Temp Industrial Temp 72Mb Pipelined and Flow Through Synchronous NBT SRAM Features 300 MHz167 MHz 2.5 V or 3.3 V VDD 2.5 V or 3.3 V I/O Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mod ... | Original |
34 pages, |
GS8642Z72 GS8642Z18B GS8642Z18 /GS8642Z36 /GS8642Z72 GS8642Z18 abstract |
|
|||
| Abstract: GS8642Z18/36/72 GS8642Z18/36/72(B/C)-xxxV 119- & 209-Bump BGA Commercial Temp Industrial Temp 72Mb Pipelined and Flow Through Synchronous NBT SRAM Features · NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs · 1.8 V 2.5 V core power supply · 1.8 V or 2.5 V I/O supply · User-configurable Pipeline and Flow Through mode · ZQ mode pin for user-selectable high/low output ... | Original |
33 pages, |
GS8642Z18/36/72 GS8642Z18/36/72 abstract |
|
|||
| Abstract: Preliminary GS8642Z18/36/72 GS8642Z18/36/72(B/C)-xxxV 119- & 209-Bump BGA Commercial Temp Industrial Temp 72Mb Pipelined and Flow Through Synchronous NBT SRAM Features · NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs · 1.8 V 2.5 V core power supply · 1.8 V or 2.5 V I/O supply · User-configurable Pipeline and Flow Through mode · ZQ mode pin for user-selectable hig ... | Original |
33 pages, |
GS8642Z18/36/72 GS8642Z18/36/72 abstract |
|
|||