NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Samples | Ordering |
| 447007-2 | TE Connectivity / AMP | AMP-HDI ( Four Beam ) & TBC ( Twin Beam ) Connectors; SHELL, HDI ( AMP ) | 
|
|
|
| 650822-1 | TE Connectivity / AMP | AMP-HDI ( Four Beam ) & TBC ( Twin Beam ) Connectors; HDI SER50 RECP ASSY 280POS ( AMP ) |
|
|
|
| 534763-1 | TE Connectivity / AMP | AMP-HDI ( Four Beam ) & TBC ( Twin Beam ) Connectors; HDI SERIES 25,EXTERNAL KEY ( AMP ) |
|
|
|
| 447007-1 | TE Connectivity / AMP | AMP-HDI ( Four Beam ) & TBC ( Twin Beam ) Connectors; SHELL ASSY, 'A' SIDE, HDI ( AMP ) |
|
|
|
| 447006-2 | TE Connectivity / AMP | AMP-HDI ( Four Beam ) & TBC ( Twin Beam ) Connectors; SHELL, HDI ( AMP ) |
|
|
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: frame) and is input to the shift register function. The four input AND gate is used to decode the V1 , besides the AND gate, OR gate and INVERTER functions. The four blocks are "3 BIT SHIFT REG", "SPE NUM , one AND gate and one 2:1 MUX. In LOP operation, its functionality is to select input "C", the , gate and a 4 input AND gate. There are three instantiations of this block and its only function is to , decodes indications associated with STS1 #3. The three input AND gate decodes a J1 byte time on the ... | Original |
9 pages, |
PM5344 9508 "3 Bit Shift Register" PM5344 abstract |
|
|||
| Abstract: Figure 20. A four input AND gate is used to monitor the brake input and the three top drive outputs. Its , gate resistor Rg will damp any high frequency oscillations caused by the MOSFET input capacitance and , latching the enable input and the top drive AND gate low. To enabling the motor, the PNP transistor along , -900 -150 -600 -40 -300 ix A Forward/Reverse and Brake Inputs (Pins 3, 23) High State Input Current (V , values selected for timing components Rt and Op 11 Error Amp Noninverting Input This input is normally ... | OCR Scan |
24 pages, |
mps 1010 751E MC33034DW120 MC33034DW60 MC33034P60 motor forward reverse diagram motor speed drive commutation techniques of scr MC33034P120 MC33034 MC33034/D MC33034/D abstract |
|
|||
| Abstract: An example of two 20-input NOR gates and a 40-input Oft gate mad« from an MC1024/MC1224 MC1024/MC1224 expandable gate and four MC102 MC102&/MC 1225 expanders is shown. Two 20-input NOR gates and on« 40-input OR gate generated using one MC 1024/MC1224 1024/MC1224 expandable gate and four MC1025/MC1225 MC1025/MC1225 expanders. • 1 + 2+3 .+ , /MC1225 /MC1225 dual 4-5 input expander is designed to work with the MC1024/MC1224 MC1024/MC1224 expandable gate. The , DUAL 4-5 INPUT EXPANDERS MC 1025 MCI 225 Dual expander arrays, with a 4-transistor array isolated ... | OCR Scan |
2 pages, |
MC1225 MC1025 MC102 gates and FOUR INPUT AND GATE TRANSISTOR ARRAY MC1024 Expanders MC1024/MC1224 MC1024/MC1224 abstract |
|
|||
| Abstract: Diagram No. DM930N DM930N Dual four input gate with expander (6k) 19636E 19636E A1 DM932N DM932N Dual four input buffer with expander 19637C 19637C A2 DM933N DM933N Dual four input extender 19638A A3 DM935N DM935N Hex inverter without Incut diodes (6k , four input power gate 19640B 19640B A8 DM945N DM945N RS/JK clocked flip-flop (6k) 19641X 19641X A9 DM946N DM946N Quad two input , DM961N DM961N Dual four input gate with expander (2k) 19644F 19644F A17 DM962N DM962N Triple three input gate (6k) 19645C 19645C A18 , for increased speed. The logic gates are augmented by a buffer, a power gate and an extender. All the ... | OCR Scan |
5 pages, |
DM932N DM933N DM935N DM944 DM946 DM963N dm961n dtl 946 dtl 932 DM9099N DM9093 949 dtl DM962N DM937N 19642R datasheet abstract |
|
|||
| Abstract: at 200 mV forward drop. 6. Input leakage applies to the four gate inputs and the latch input only. 7. Applies to each of four gate inputs and the latch input. Dallas Semiconductor devices are built , supply input which is used to power internal logic and to operate a gate bias generator. ©Copyright 1995 , gate (see Figure 1). A set of four internal latches is controlled by the latch input. The logic levels , logic 0, the gate input levels are inverted and passed directly to the control gates, enabling the ... | OCR Scan |
4 pages, |
DS1640C DS1640 D012 DS1640/DS1640C DS1640/DS1640C abstract |
|
|||
| Abstract: forward drop. 6. Input leakage applies to the four gate inputs and the latch input only. 7. Applies to each of four gate inputs and the latch input. Dallas Semiconductor devices are built to the highest , controlled by the gate inputs and latch pin status. When the latch pin is logic 0, the gate input levels , maintained. When the latch input is returned to logic 0, the gate inputs again are inverted and passed to , Gate Inputs Latch Control DESCRIPTION The DS1640 DS1640 contains four P channel power MOS FET's designed ... | Original |
4 pages, |
DS1640C DS1640 3 input or gate ttl logic gates POWER FET DATA BOOK Low Input Capacitance MOS FET DS1640/DS1640C DS1640/DS1640C abstract |
|
|||
| Abstract: rules and for parallel combination of elements, see page 2. TYPICAL APPLICATIONS -O 30 d o four input gate POSITIVE LOGIC:_ A + B + C + D = A-B-C-D NEGATIVE LOGIC: _ _ ABCD=A+B+C+D O 12 f six input gate AO-016 AO-016 BO-h--016 two input gate POSITIVE LOGIC: A + B = A • B NEGATIVE LOGIC: A-B = A + B This , 9914 MEDIUM POWER DUAL TWO INPUT GATE' The Dual Two-Input Gate element is a dual combination of two-input resistor-transistor-logic circuits, one of four similar basic NAND/NOR gates produced by ... | OCR Scan |
1 pages, |
schematic diagram NAND gates 9914 datasheet abstract |
|
|||
| Abstract: Input leakage applies to the four gate inputs and the latch input only. 7. Applies to each of four gate , +3 Û +5 volt power supply input which is used to power internal logic and to operate a gate bias , bias applied to the control gate (see Figure 1). A set of four internal latches is controlled by the latch input. The logic levels passed to the FET gates are controlled by the gate inputs and latch pin status. When the latch pin is logic 0, the gate input levels are inverted and passed directly to the ... | Original |
4 pages, |
DS1640C DS1640 DS1640/DS1640C DS1640/DS1640C abstract |
|
|||
| Abstract: at 200 mV forward drop. 6. Input leakage applies to the four gate inputs and the latch input only. 7. Applies to each of four gate inputs and the latch input. Dallas Semiconductor devices are built , supply input which is used to power internal logic and to operate a gate bias generator. 1 of 4 , input. The logic levels passed to the FET gates are controlled by the gate inputs and latch pin status. When the latch pin is logic 0, the gate input levels are inverted and passed directly to the control ... | Original |
4 pages, |
DS1640C DS1640 DS1640/DS1640C DS1640/DS1640C abstract |
|
|||
| Abstract: carrying 300 mA maximum at 200 mV forward drop. 6. Input leakage applies to the four gate inputs and the latch input only. 7. Applies to each of four gate inputs and the latch input. Dallas Semiconductor , requires a+3 U+5 volt power supply input which is used to power internal logic and to operate a gate bias , input. The logic levels passed to the FET gates are controlled by the gate inputs and latch pin status. When the latch pin is logic 0, the gate input levels are inverted and passed directly to the control ... | OCR Scan |
4 pages, |
DS1640C DS1640 DS1640/DS1640C DS1640/DS1640C abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| source,dc,DC,ON/OFF, 2, 1, 2,DC and Transient analyses value of the Source,dc/tran,Volts, 3, 0, 1,AC small signal input,ac,AC,ON/OFF, 4,-4, 2,AC magnitude,acmag, 5,-4, 2,AC phase , 2,DC and Transient analyses value of the Source,dc/tran,Volts, *I,Independent Current Source ,dc,DC,ON/OFF, 2, 1, 2,DC and Transient analysis value of the Source,dc/tran,Amperes, 3, 0, 1,AC small signal input,ac,AC,ON/OFF, 4,-4, 2,AC magnitude,acmag, 5,-4, 2,AC phase,acphase, 6, 0, 1,F1 www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/edwinxp/sys/elements.spc |
Kaleidoscope | 15/09/2004 | 444.15 Kb | SPC | elements.spc |
| distributors, and our manufacturing partners, welcome to our 1996 Data Book, and thank you for your interest in Xilinx products and services. As the inventor of Field Programmable Gate Array technology and the world Ring, and ZERO+ are trademarks of Xilinx, Inc. The Programmable Logic Company and The Programmable Gate , our users, with the best possible integrated circuit components, development systems, and technical and sales support. Over the past year, we have substantially broadened our product line with the www.datasheetarchive.com/download/90212243-999460ZC/dbookold.zip (DBOOKOLD.PDF) |
Xilinx | 07/09/1996 | 10340.01 Kb | ZIP | dbookold.zip |
| National P/N 5408 - Quad 2-Input AND Gate 5408 Product Folder Quad 2-Input AND Gate Note: This device may be Preliminary, please send us device contains four independent gates each of which performs the logic AND function. Features Title Size in Kbytes Date View Online Download Receive via Email 5408 DM5408 DM5408 DM5408 DM5408 Quad 2-Input AND Gates 92 Kbytes 9-Dec-97 View Online Download Receive via Email If you www.datasheetarchive.com/files/national/pf/5408.html |
National | 17/02/2005 | 3.32 Kb | HTML | 5408.html |
| description These devices contain four independent 2-input AND gates. Theyperform the Boolean function or in Data Sheet Abstract: SN74HCT08 SN74HCT08 SN74HCT08 SN74HCT08:QUADRUPLE 2-INPUT POSITIVE-AND GATES SN54HCT08 SN54HCT08 SN54HCT08 SN54HCT08, SN74HCT08 SN74HCT08 SN74HCT08 SN74HCT08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SCLS063B SCLS063B SCLS063B SCLS063B - NOVEMBER 1988 - REVISED MAY 1997 Please be aware that an important notice concerningavailability, standard warranty, and use in -INPUT POSITIVE-AND GATES Product Family: AND Device Functionality: QUADRUPLE 2-INPUT POSITIVE-AND www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/scls063b.htm |
Texas Instruments | 01/06/1998 | 5.44 Kb | HTM | scls063b.htm |
| a trademark of Texas Instruments description This device contains four independent 2-input AND gates Data Sheet Abstract: 74AC11008 74AC11008 74AC11008 74AC11008:QUADRUPLE 2-INPUT POSITIVE-AND GATE 74AC11008 74AC11008 74AC11008 74AC11008 QUADRUPLE 2-INPUT POSITIVE-AND GATE SCAS014C SCAS014C SCAS014C SCAS014C - AUGUST 1987 - REVISED APRIL 1996 Please be °C to85°C. Title: QUADRUPLE 2-INPUT POSITIVE-AND GATE Product Family: AND Device Functionality: QUADRUPLE 2-INPUT POSITIVE-AND Orderable Devices: 74AC11008D 74AC11008D 74AC11008D 74AC11008D, 74AC11008DR 74AC11008DR 74AC11008DR 74AC11008DR, 74AC11008N 74AC11008N 74AC11008N 74AC11008N, 74AC11008PWLE 74AC11008PWLE 74AC11008PWLE 74AC11008PWLE View www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/scas014c.htm |
Texas Instruments | 01/06/1998 | 5.66 Kb | HTM | scas014c.htm |
| Data Sheet Abstract: 74ACT11008 74ACT11008 74ACT11008 74ACT11008:QUADRUPLE 2-INPUT POSITIVE-AND GATE 74ACT11008 74ACT11008 74ACT11008 74ACT11008 QUADRUPLE 2-INPUT POSITIVE-AND GATE SCAS013C SCAS013C SCAS013C SCAS013C - AUGUST 1987 - REVISED APRIL 1996 features Inputs Are TTL-Voltage Compatible Center-Pin V CC and GND Configurations Minimize independent 2-input AND gates. Itperforms the Boolean function Y = AB or in positive logic. The 74ACT11008 74ACT11008 74ACT11008 74ACT11008 is characterized for operation from -40°C to85°C. Title: QUADRUPLE 2-INPUT POSITIVE-AND GATE www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/scas013c.htm |
Texas Instruments | 01/06/1998 | 5.34 Kb | HTM | scas013c.htm |
| , Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs Dependable Texas Instruments Quality and Reliability description These devices contain four independent Exclusive-NOR gates Data Sheet Abstract: SN74ALS810 SN74ALS810 SN74ALS810 SN74ALS810:QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES SN54ALS810 SN54ALS810 SN54ALS810 SN54ALS810, SN54AS810 SN54AS810 SN54AS810 SN54AS810, SN74ALS810 SN74ALS810 SN74ALS810 SN74ALS810, SN74AS810 SN74AS810 SN74AS810 SN74AS810 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES SDAS160 SDAS160 SDAS160 SDAS160 - D2837 D2837 D2837 D2837 : QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES Product Family: EXNOR Device Functionality: QUADRUPLE 2-INPUT www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/sdas160.htm |
Texas Instruments | 01/06/1998 | 5.22 Kb | HTM | sdas160.htm |
| . description This device contains four independent 2-input NAND gates withSchmitt-trigger inputs. Because of the Schmitt action, they havedifferent input threshold levels for positive- and negative Data Sheet Abstract: 74ACT11132 74ACT11132 74ACT11132 74ACT11132:QUADRUPLE POSITIVE-NAND GATE WITH SCHMITT-TRIGGER INPUTS 74ACT11132 74ACT11132 74ACT11132 74ACT11132 QUADRUPLE POSITIVE-NAND GATE WITH SCHMITT-TRIGGER INPUTS SCAS177 SCAS177 SCAS177 SCAS177 - D3974 D3974 D3974 D3974, JANUARY 1992 - REVISED APRIL 1993 features Inputs Are TTL-Voltage Compatible Center-Pin V CC and GND Pin www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/scas177.htm |
Texas Instruments | 01/06/1998 | 5.42 Kb | HTM | scas177.htm |
| National P/N DM54LS08 DM54LS08 DM54LS08 DM54LS08 - Quad 2-Input AND Gate [Obsolete] DM54LS08 DM54LS08 DM54LS08 DM54LS08 Product Folder Quad 2-Input AND Gate [Obsolete] Generic P/N 54LS08 54LS08 54LS08 54LS08 Kbytes Date View Online Download Receive via Email 54LS08 54LS08 54LS08 54LS08 DM54LS08 DM54LS08 DM54LS08 DM54LS08 Quad 2-Input AND Gates 08 LANSDALE 12/07/99 General Description This device contains four independent gates each of which performs the logic AND function. Features Alternate Military/Aerospace device (54LS www.datasheetarchive.com/files/national/pf/dm54ls08.html |
National | 17/02/2005 | 4.3 Kb | HTML | dm54ls08.html |
| National P/N DM5408 DM5408 DM5408 DM5408 - Quad 2-Input AND Gate Products > Military/Aerospace > Logic > TTL > DM5408 DM5408 DM5408 DM5408 DM5408 DM5408 DM5408 DM5408 Product Folder Quad 2-Input AND Gate Generic P/N 5408 General Description Features Datasheet Package & Models Samples Receive via Email 5408 DM5408 DM5408 DM5408 DM5408 Quad 2-Input AND Gates 92 Kbytes 9-Dec-97 View Online General Description This device contains four independent gates each of which performs the logic AND www.datasheetarchive.com/files/national/pf/dm5408.html |
National | 17/02/2005 | 7.6 Kb | HTML | dm5408.html |