NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Samples | Ordering |
| EP1C3T100C7 | Altera Corporation | IC FPGA, 2910 CLBS, 320 MHz, PQFP100, 16 X 16 MM, 0.50 MM PITCH, TQFP-100, Field Programmable Gate Array | 
|
|
|
| EP1C3T144C6 | Altera Corporation | IC FPGA, 2910 CLBS, 405 MHz, PQFP144, 22 X 22 MM, 0.50 MM PITCH, TQFP-144, Field Programmable Gate Array |
|
|
|
| EP1C3T100C8 | Altera Corporation | IC FPGA, 2910 CLBS, 275 MHz, PQFP100, 16 X 16 MM, 0.50 MM PITCH, TQFP-100, Field Programmable Gate Array |
|
|
|
| EP1C3T144C7 | Altera Corporation | IC FPGA, 2910 CLBS, 320 MHz, PQFP144, 22 X 22 MM, 0.50 MM PITCH, TQFP-144, Field Programmable Gate Array |
|
|
|
| EP1C3T144C8 | Altera Corporation | IC FPGA, 2910 CLBS, 275 MHz, PQFP144, 22 X 22 MM, 0.50 MM PITCH, TQFP-144, Field Programmable Gate Array |
|
|
| Part | Manufacturer | Description | Type | Ordering |
| EP1C3 | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F100C6ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F100C7ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F100C8ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F100I6ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F100I7ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F100I8ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F144C6ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F144C7ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| EP1C3F144C8ES | Altera Corporation | Cyclone FPGA Family |
94 pages, |
Original | |
|
|||||
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: Compatible Channels Device Logic Elements PLL Memory Bits EP1C3 2,910 1 58 K , 0.5 mm 16 x 16 EP1C3 100-Pin TQFP 0.5 mm 22 x 22 0.5 mm 32 x 32 1.0 mm 17 x 17 , Industrial Device/ Package EP1C3 T100 T144 -7 Q240 F256 -7, -8 EP1C6 EP1C12 EP1C12 , , Performance: -8 Device/Package EP1C3 T100 T144 Q240 F256 EP1C12 EP1C12 EP1C20 EP1C20 Copyright © 2003 , Device total LEs EP1C3 2,910 EP1C4 4000 EP1C6 5,980 EP1C12 EP1C12 12,060 EP1C20 EP1C20 ... | Original |
36 pages, |
T100 Altera ALTERA MAX 3000 B 912 EP1C12 EP1C20 EP1C20F324C6 EPCS1 128x36 F256 EPCS4 F324 altera TQFP 32 PACKAGE PQFP ALTERA 160 altera cyclone 3 datasheet abstract |
|
|||
| Abstract: Megafunction Partners Program IP Property Nios Altera Corporation 2. Cyclone EP1C3 , EP1C3T100 LE 2910 100 TQFP EP1C3T100 Cyclone Nios Nios Cyclone UART , Nios 3. EPCS1 1 MB EP1C3, EP1C6 EPCS4 4 MB Cyclone ... | Original |
4 pages, |
EP1C3T100 EP1C12 altera cyclone 2 cyclone FPGA 144 datasheet abstract |
|
|||
| Abstract: EP1S40 EP1S40 EP1S60 EP1S60 EP1S80 EP1S80 EP1C3 EP1C4 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 Base die for 300 mm Process code , Cyclone Device EP1S10 EP1S10 EP1S20 EP1S20 EP1S30 EP1S30 EP1S40 EP1S40 EP1S60 EP1S60 EP1S80 EP1S80 EP1C3 EP1C4 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 ... | Original |
2 pages, |
PCN0304 EP1S60 EP1C12 altera Date Code Formats altera date code format PCN0304 abstract |
|
|||
| Abstract: May 2008 EP1C3 EP1C4 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 2,910 4,000 5,980 12,060 20,060 , RAM bits EP1C3 78,336 92,160 239,616 294,912 PLLs 1 2 2 2 2 104 , ) FineLine BGA FineLine BGA FineLine BGA EP1C3 65 104 - - - - EP1C4 - - , within the same package (i.e., designers can migrate between the EP1C3 device in the 144-pin TQFP ... | Original |
4 pages, |
EP1C12 256-pin Plastic BGA 240 PIN QFP ALTERA DIMENSION 100 PIN tQFP ALTERA DIMENSION 100 PIN PQFP ALTERA DIMENSION BGA and QFP Package altera cyclone 3 pins "Fast Cycle RAM" C51001-1 C51001-1 abstract |
|
|||
| Abstract: 36 ) RAM PLL I/O (1) EP1C3 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 2,910 5,980 12,060 20 , ) 144-Pin TQFP (1) 65 EP1C3 100-Pin TQFP (1) 104 98 256-Pin FineLine BGA 185 (3 , ) Cyclone 144 TQFP EP1C3 EP1C6 (3) I/O 3Cyclone QFP FineLine BGA mm 2 mm Ã- , RAM PLL Cyclone 4Cyclone PLLs M4K RAM LAB LAB EP1C3 1 13 , Cyclone FPGA Family Data Sheet Cyclone M4K EP1C3 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 M4K M4K RAM ... | Original |
74 pages, |
EP1C12 BGA EP1C20 AN251 11C4 26LVTTL datasheet abstract |
|
|||
| Abstract: LVDS I/O interface. The EP1C3 device in the 100-pin thin quad flat pack (TQFP) package does not , Number of LVDS Channels EP1C3 144 34 EP1C4 324 103 400 129 144 29 240 , (the EP1C3 device only contains one PLL). The global clock network consists of eight global clock , DPCLK5 DPCLK7 DPCLK6 Notes to Figure 2: (1) (2) (3) The EP1C3 device in the 100-pin TQFP package has five DPCLK pins (DPCLK2, DPCLK3, DPCLK4, DPCLK6, and DPCLK7). EP1C3 devices only contain one ... | Original |
18 pages, |
EP1C12 pin diagram EP1C12 TIA/EIA-644 TIA/EIA-644 abstract |
|
|||
| Abstract: Pins EP1C12 EP1C12 EP1C6 EP1C4 EP1C3 EP2C70 EP2C70 EP2C50 EP2C50 EP2C35 EP2C35 182 EP2C20 EP2C20 85 138 , EP2C5 EP2C8 EP2C15 EP2C15 EP2C20 EP2C20 EP2C35 EP2C35 EP2C50 EP2C50 EP2C70 EP2C70 EP1C3 EP1C4 EP1C6 EP1C12 EP1C12 , external PHY device Cyclone FPGA Series Features EP2C50 EP2C50 EP2C70 EP2C70 EP1C3 EP1C4 EP1C6 ... | Original |
2 pages, |
EPCS64 EPCS16 EPC16 EP2C50 EP2C35 ep2c20 EP2C15A EP1C12 EPC2 datasheet abstract |
|
|||
| Abstract: LEs EP1C3 4,000 5,980 12,060 20,060 13 17 20 52 64 59,904 78,336 , FineLine BGA FineLine BGA EP1C3 65 104 EP1C4 249 EP1C6 98 185 173 EP1C12 EP1C12 185 , , designers can migrate between the EP1C3 device in the 144-pin TQFP package and the EP1C6 device in the same ... | Original |
4 pages, |
EP1C12 C51001-1 C51001-1 abstract |
|
|||
| Abstract: pins (1) EP1C4 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 2,910 LEs EP1C3 4,000 5,980 12,060 , EP1C3 65 104 EP1C4 EP1C6 EP1C12 EP1C12 EP1C20 EP1C20 249 98 185 173 185 301 185 249 233 , the EP1C3 device in the 144-pin TQFP package and the EP1C6 device in the same package) Vertical ... | Original |
4 pages, |
PQFP ALTERA 160 jtag pin EP1C12 C51001-1 C51001-1 abstract |
|
|||
| Abstract: interface. The EP1C3 device in the 100-pin thin quad flat pack (TQFP) package does not support the , HighSpeed I/O Channels EP1C3 144 34 EP1C4 324 103 400 129 144 29 240 72 , two PLLs (the EP1C3 device only contains one PLL). The global clock network consists of eight global , DPCLK6 Notes to Figure 9Â2: (1) (2) (3) The EP1C3 device in the 100-pin TQFP package has five DPCLK pins (DPCLK2, DPCLK3, DPCLK4, DPCLK6, and DPCLK7). EP1C3 devices only contain one PLL (PLL1). ... | Original |
20 pages, |
receiver LVDS ep1c6-144 EP1C12 ic 1596 specifications C51009-1 TIA/EIA-644 C51009-1 abstract |
|
|||
| Abstract: EP1C3 100 144 TQFP 10.0 31.1 29.4 27.9 25.5 EP1C4 324 FineLine BGA ... | Original |
3 pages, |
TQFP 144 PACKAGE altera EP1C12 C52006-1 altera cross reference 324 bga thermal C5200 BGA 256 PACKAGE thermal resistance C52006-1 abstract |
|
|||