NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: delay.40% Input pulse repetition rate PRR.3 x pulse width min. Operating free-air temperature ... | OCR Scan |
3 pages, |
50A10250 300C 50A-10101 50A-10151 50A-10250 50A-10251 50A-10750 218C 50A-10201 50A-10500 datasheet abstract |
|
|||
| Abstract: Min. pulse width as % of total delay.40% Input pulse repetition rate ... | OCR Scan |
2 pages, |
50A10250 300C 50A-10101 50A-10201 50A-10250 50A-10251 50A-10500 50A-10750 218C 50A-10151 datasheet abstract |
|
|||
| Abstract: * SS=1, MOSI=1 JSR JSR * LDAA STAA LDAA STAA LDAA LDAA STAA RESET DELAY40 * reset , * * DELAY40 - Delay for approx. 40 microseconds * DELAY40 LDAB #10 (overhead 12 cycles) DLY40 DLY40 ... | Original |
24 pages, |
MC68HC11 102D 7402 port diagram 74157 pin diagram 74365 ADMC300 datasheet 74175 DELAY32 HC11 M68HC11 M68HC11EVB 102B ADMC331 74367 ADMC331 abstract |
|
|||
| Abstract: DC9224 HDC-9223 HDC9224 HDC9223 24, 25 DELAY40 DELAY30 DELAY30 DLY40 DLY40, DLY30 DLY30 These inputs are delays of 40 and 30ns of the XDL signal. The 40 ... | OCR Scan |
7 pages, |
ST V 9224 INCOMING RAW MATERIAL specification floppy disk drive 500KHZ hard disk HARD DISK diagram 9227 9224 HDC 9224 XTAL 20MHz 20mhz xtal hard disk drive diagram hdc 9223 datasheet abstract |
|
|||
| Abstract: include ZCLK edge 40 - Clock Input to TCLK Delay-40 - TCLK Rise Time 10 TCLK Fall Time 10 18 18 50 ... | OCR Scan |
10 pages, |
Clock Oscillator Z8000 WL 431 th crystal oscillator Crystal oscillator 12 MHz CTS 10MHz oscillator 434 mhz oscillator CTS Knights Z8581 HC-18/U hc-18 crystal z8000 microprocessor zilog Z8581 abstract |
|
|||
| Abstract: VRS51L3074 VRS51L3074 Rev 1.5 Datasheet High-Performance 8051 MCU + 8KB FRAM Overview Feature Set The VRS51L3074 VRS51L3074 is a high performance, 8051-based microcontroller coupled with a fully integrated array of peripherals for addressing a broad range of embedded design applications. o o Based on a powerful 40-MIPS 40-MIPS, single-cycle, 8051 microprocessor, the VRS51L3074 VRS51L3074's memory sub-system features 64KB of Flash and 4352 bytes of SRAM and 8192 Bytes of nonvolatile FRAM (ferroelectric random a ... | Original |
114 pages, |
VRS51L3174 VRS51L3074 QFP-64 QFP-44 i2c interfacing with 8051 asm code A114 VRS51L3074 abstract |
|
|||
| Abstract: VRS51L3174 VRS51L3174 Rev 1.0 Datasheet High-Performance 8051 MCU + 8KB FRAM Overview Feature Set The VRS51L3174 VRS51L3174 is a high performance, 8051-based microcontroller coupled with a fully integrated array of peripherals for addressing a broad range of embedded design applications. o o Based on a powerful 40-MIPS 40-MIPS, single-cycle, 8051 microprocessor, the VRS51L3174 VRS51L3174's memory sub-system features 64KB of Flash and 4352 bytes of SRAM and 8192 Bytes of nonvolatile FRAM (ferroelectric random a ... | Original |
114 pages, |
VRS51L3174 QFP-44 pulse width measure counter delay clock i2c interfacing with 8051 asm code A114 VRS51L3174 abstract |
|
|||
| Abstract: VRS51L3072 VRS51L3072 Rev 1.0 Datasheet High-Performance 8051 MCU + 2KB FRAM Overview Feature Set The VRS51L3072 VRS51L3072 is a high performance, 8051-based microcontroller coupled with a fully integrated array of peripherals for addressing a broad range of embedded design applications. o o Based on a powerful 40-MIPS 40-MIPS, single-cycle, 8051 microprocessor, the VRS51L3072 VRS51L3072's memory sub-system features 64KB of Flash and 4352 bytes of SRAM and 2048 Bytes of nonvolatile FRAM (ferroelectric random a ... | Original |
114 pages, |
VRS51L3072 QFP-64 i2c interfacing with 8051 asm code A114 VRS51L3072 abstract |
|
|||
| Abstract: Control Bits DIS Connect Dato! Control Bit â- Link Delay4-0 Control Bits â- Connect DotoO Control Bit ... | OCR Scan |
83 pages, |
SN54ACT8990 n0286 control4 SN74ACT8990 l55a ACT8990 SN54ACT8990 abstract |
|
|||
| Abstract: Pre-Production VRS51L2070 VRS51L2070 High-Performance 8051 MCU Overview Feature Set The VRS51L2070 VRS51L2070 constitute a family of high performance, 8051based microcontrollers coupled with a fully integrated array of peripherals for addressing a broad range of embedded design applications. o o o Based on a powerful 40-MIPS 40-MIPS, single-cycle, 8051 microprocessor, these MCU's memory sub-system features 64KB of Flash and 4352 bytes of SRAM memory. o o o o o o o o o o o o o o o o ... | Original |
110 pages, |
QFP-64 p03ad A114 VRS51L2070 VRS-51 adc interfacing with 8051 asm code 8051s VRS51L2070 abstract |
|
|||
| Abstract: Coaxial Low Pass Filter BLP-70 BLP-70+ Typical Performance Curves Insertion Loss 0 10 Insertion Loss (dB) 20 30 40 50 60 70 80 90 100 0 20 40 60 80 100 120 140 160 180 200 220 240 260 280 300 200 220 240 260 280 300 Frequency (MHz) Return Loss 0 5 Return Loss (dB) 10 15 20 25 30 35 40 45 50 0 20 40 60 80 100 120 140 160 180 Frequency (MHz) Group Delay 40 36 ... | Original |
1 pages, |
BLP-70 datasheet abstract |
|
|||
| Abstract: - (;ARC0M) DC3012 DC3012 document CONTROL- ... | OCR Scan |
22 pages, |
Z16C35 DC3012 AD14 AD12 AD11 AD10 Z16C35ISCC DC3012 abstract |
|
|||
| Abstract: 4073B 4073B TRIPLE 3-INPUT AND GATE Ir DESCRIPTION - This CMOS logic element provides the positive Triple 3-lnptrt AN0 funfttlAk.*«Outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance. « ' * LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW) 14 1 11 10 9 8 TP! 4 M M M NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual I n-line Package. DC CHARACTERISTICS: VDD as shown, Vss = 0 V (See Note 1) LIMITS SYMB ... | OCR Scan |
1 pages, |
CMOS 4000B series 4000B 4073B 4073B abstract |
|
|||
| Abstract: Surface Mount Band Pass Filter BPF-A127 BPF-A127+ Typical Performance Curves (dB) INSERTION LOSS vs. TEMPERATURE 0 10 20 30 40 50 60 70 80 90 100 110 120 -40°C @ Input Power = 0 dBm +25°C @ Input Power = 0 dBm +85°C @ Input Power = 0 dBm 0 200 400 600 800 1000 1200 Frequency (MHz) 1400 1600 1800 2000 2200 INPUT RETURN LOSS vs. TEMPERATURE 0 5 (dB) 10 15 -40°C @ Input Power = 0 dBm 20 +25°C @ Input Power = 0 dBm 25 +85 ... | Original |
2 pages, |
BPF-A127 datasheet abstract |
|
|||
| Abstract: Surface Mount Low Pass Filter SCLF-4.7+ Typical Performance Curves INSERTION LOSS vs. TEMPERATURE 0 10 -40°C @ Input Power = 0 dBm 20 +25°C @ Input Power = 0 dBm 30 +85°C @ Input Power = 0 dBm (dB) 40 50 60 70 80 90 100 0 1 10 Frequency (MHz) 100 1000 INPUT RETURN LOSS vs. TEMPERATURE 0 5 10 15 (dB) 20 25 30 -40°C @ Input Power = 0 dBm 35 +25°C @ Input Power = 0 dBm 40 +85°C @ Input Power = 0 dBm 45 50 0 1 1 ... | Original |
2 pages, |
transistor D1710 datasheet abstract |
|
|||
| Abstract: Surface Mount Band Pass Filter BPF-B140W BPF-B140W+ Typical Performance Curves INSERTION LOSS vs. TEMPERATURE 0 10 -40°C @ Input Power = 0 dBm 20 +25°C @ Input Power = 0 dBm 30 +85°C @ Input Power = 0 dBm (dB) 40 50 60 70 80 90 100 0 100 200 300 400 500 600 700 800 900 Frequency (MHz) 1000 1100 1200 1300 1400 1500 1400 1500 1400 1500 INPUT RETURN LOSS vs. TEMPERATURE 0 5 10 15 (dB) 20 25 30 -40°C @ I ... | Original |
2 pages, |
BPF-B140W datasheet abstract |
|
|||
| Abstract: Surface Mount Low Pass Filter SCLF-4.7 Typical Performance Curves INSERTION LOSS vs. TEMPERATURE 0 10 -40°C @ Input Power = 0 dBm 20 +25°C @ Input Power = 0 dBm 30 +85°C @ Input Power = 0 dBm (dB) 40 50 60 70 80 90 100 0 1 10 Frequency (MHz) 100 1000 INPUT RETURN LOSS vs. TEMPERATURE 0 5 10 15 (dB) 20 25 30 -40°C @ Input Power = 0 dBm 35 +25°C @ Input Power = 0 dBm 40 +85°C @ Input Power = 0 dBm 45 50 0 1 10 ... | Original |
2 pages, |
datasheet abstract |
|
|||
| Abstract: omRon ! Optical Fibre Photoelectric Sensor 11 E3X-a/f/h/twg Broad Range of Fibre Optic Sensors and Amplifiers DC powered amplifiers have model variations to cover all applications. Advanced mutual interference using the latest fuzzy technologies ensures stable operation. Unique selectable flashing light function provides simple optical alignment of the fibre sensor head. E3X-T operating parameters can be auto tuned with the teach function and two sets can be stored using the bank function ... | OCR Scan |
4 pages, |
a51 ZENER DIODE E3X-A21 E3X-A51 E3X-H11 E3X-T21 E3X-VG11 E3X-VG21 NPN zener led E3X-F21 Sensor omron E3X-A41 E3X-T11 E3X-F51 E3X-A11 E3X-A41 E3X-T21 abstract |
|
|||
| Abstract: POIffîRA ABA-SERIES MILITARY GRADE, HERMETICALLY SEALED METAL CAN 14 PIN, 5 TAP TTL ACTIVES DC Electrical Characteristics Parameter Test Conditions Min Max Unit VOH High-Level Output Voltage Vcc=min. V|L=max. IOH=max 2.7 V VOL Low Level Output Voltage VcC=min- V|H=min. loL=max 0.5 V V|K Input Clamp Voltage Vcc=min- l|=-18mA -1.2 V 'IH High-Level Input Current Vcc=max. V|n=2.7V 50 uA Vcc=max. V|N=5.25V 1.0 mA Hi- Low-Level Input Current vCC=max- V|n=0.5V -2 mA tos Short C ... | OCR Scan |
1 pages, |
datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| ; ; Setup time for a REPEATED START condition (4.7 uS) ; call Delay40uSec ; only necesry is pulled up call Delay40uSec ; Setup Time For STOP Condition bsf _SDA ; give a rising edge RTCC Timeout Interrupt ; ; Test For ACK Bit ; call Delay40uSec ; guareentee min HIGH TIME t Sec ; guareentee min LOW TIME tLOW & Setup time bsf _SCL ; clock for slave to ACK call Delay40u , assume clock not stretched call Delay40uSec ; guareentee min HIGH TIME tHIGH decfsz Bit www.datasheetarchive.com/download/72778213-392854ZC/00554.zip (I2C.ASM) |
Microchip | 05/03/1998 | 70.96 Kb | ZIP | 00554.zip |
| ; ; Setup time for a REPEATED START condition (4.7 uS) ; call Delay40uSec ; only necesry is pulled up call Delay40uSec ; Setup Time For STOP Condition bsf _SDA ; give a rising edge RTCC Timeout Interrupt ; ; Test For ACK Bit ; call Delay40uSec ; guareentee min HIGH TIME t Sec ; guareentee min LOW TIME tLOW & Setup time bsf _SCL ; clock for slave to ACK call Delay40u , assume clock not stretched call Delay40uSec ; guareentee min HIGH TIME tHIGH decfsz Bit www.datasheetarchive.com/files/microchip/ech_src/an554/i2c.asm |
Microchip | 18/09/1995 | 14.75 Kb | ASM | i2c.asm |
| ; ; Setup time for a REPEATED START condition (4.7 uS) ; call Delay40uSec ; only necesry is pulled up call Delay40uSec ; Setup Time For STOP Condition bsf _SDA ; give a rising edge RTCC Timeout Interrupt ; ; Test For ACK Bit ; call Delay40uSec ; guareentee min HIGH TIME t Sec ; guareentee min LOW TIME tLOW & Setup time bsf _SCL ; clock for slave to ACK call Delay40u , assume clock not stretched call Delay40uSec ; guareentee min HIGH TIME tHIGH decfsz Bit www.datasheetarchive.com/download/39077020-390852ZC/00554.zip (I2C.ASM) |
Microchip | 23/04/1998 | 70.96 Kb | ZIP | 00554.zip |
| high ; ; Setup time for a REPEATED START condition (4.7 uS) ; call Delay40u ; Clock is pulled up call Delay40uSec ; Setup Time For STOP Condition bsf _SDA ; give a rising bsf _SCL ; set clock high , check if clock is high, else clock being stretched call Delay40u LOW & Setup time bsf _SCL ; clock for slave to ACK call Delay40uSec ; guareentee min HIGH TIME t Sec ; guareentee min LOW TIME tLOW & Setup time bsf _SCL ; clock high, data sent by slave call Delay40u www.datasheetarchive.com/download/72778213-392854ZC/00554.zip (I2C_LOW.INC) |
Microchip | 05/03/1998 | 70.96 Kb | ZIP | 00554.zip |
| ; ; Setup time for a REPEATED START condition (4.7 uS) ; call Delay40uSec ; only necesry is pulled up call Delay40uSec ; Setup Time For STOP Condition bsf _SDA ; give a rising edge clock high , check if clock is high, else clock being stretched call Delay40uSec ; guareentee min call Delay40uSec ; guareentee min HIGH TIME tHIGH bcf _rp0 ; select PAGE 0 to test PortB pin SDA LOW & Setup time bsf _SCL ; clock high, data sent by slave call Delay40uSec ; guareentee min HIGH TIME www.datasheetarchive.com/files/microchip/ech_src/an554/i2c_low.asm |
Microchip | 18/09/1995 | 13.12 Kb | ASM | i2c_low.asm |
| high ; ; Setup time for a REPEATED START condition (4.7 uS) ; call Delay40u ; Clock is pulled up call Delay40uSec ; Setup Time For STOP Condition bsf _SDA ; give a rising bsf _SCL ; set clock high , check if clock is high, else clock being stretched call Delay40u LOW & Setup time bsf _SCL ; clock for slave to ACK call Delay40uSec ; guareentee min HIGH TIME t Sec ; guareentee min LOW TIME tLOW & Setup time bsf _SCL ; clock high, data sent by slave call Delay40u www.datasheetarchive.com/download/39077020-390852ZC/00554.zip (I2C_LOW.INC) |
Microchip | 23/04/1998 | 70.96 Kb | ZIP | 00554.zip |
| delay40mS ; wait for AC to be stable wait: brclr p3,.acinput,wait ; filter ; enable T0, disable T1 end_check_hz: ret delay40mS: call delay10mS call delay10m www.datasheetarchive.com/files/zilog/software/phase.s |
Zilog | 23/06/1997 | 10.49 Kb | S | phase.s |
| > * ;* if (RWN_BLK2) delay 40 ms * ;* * ;* if (RWN_BLK2) delay 40 ms * ;* * ;* if (RWN_BLK2) delay 40 ms * ;* * ;* if (RWN_BLK2) delay 40 ms www.datasheetarchive.com/download/13441921-622209ZC/mm751b.zip (I2C_WSWI.ASM) |
Philips | 28/06/1999 | 83.9 Kb | ZIP | mm751b.zip |
| MPASM 01.40.01 Intermediate I2CTEST.ASM 4-4-1997 14:45:51 PAGE 1 LOC OBJECT CODE LINE SOURCE TEXT VALUE 00001 Title "I2C Master Mode Implemetation" 00002 SubTitle "Rev 0.2 : 04 April 1997" 00003 00004 ;* * www.datasheetarchive.com/download/72778213-392854ZC/00554.zip (I2CTEST.LST) |
Microchip | 05/03/1998 | 70.96 Kb | ZIP | 00554.zip |
| MPASM 01.30 Released I2CTEST.ASM 12-12-1995 20:48:12 PAGE 1 LOC OBJECT CODE LINE SOURCE TEXT VALUE 00001 Title "I2C Master Mode Implemetation" 00002 SubTitle "Rev 0.1 : 01 Mar 1993" 00003 00004 ;* * www.datasheetarchive.com/files/microchip/ech_src/an554/i2ctest.lst |
Microchip | 12/12/1995 | 122.22 Kb | LST | i2ctest.lst |