500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
4213AM2 Texas Instruments Multiplier-Divider 8-TO-99 visit Texas Instruments
MPY100CM Texas Instruments Multiplier/Divider 10-TO-100 visit Texas Instruments
MPY100SM Texas Instruments Multiplier/Divider 10-TO-100 visit Texas Instruments
MPY100BM Texas Instruments Multiplier/Divider 10-TO-100 visit Texas Instruments
MPY100AM Texas Instruments Multiplier/Divider 10-TO-100 visit Texas Instruments
4213BM1 Texas Instruments Multiplier-Divider 8-TO-99 visit Texas Instruments

DSP modulo multiplier

Catalog Datasheet MFG & Type PDF Document Tags

addressing modes of dsp processors

Abstract: Hitachi DSAUTAZ006 engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers Multiplier 16 bits 16 bits 32 bits Single-cycle multiplier DSP registers Two 40-bit data registers Six 32 , processor (DSP), together with peripheral functions required for system configuration. The SH2-DSP core offers enhancement of the DSP functions (multiply and multiply-andaccumulate) of the SuperH RISC engine, and provides full DSP type data bus functionality, enabling efficient execution of various kinds of
Hitachi Semiconductor
Original

16 point DFT butterfly graph

Abstract: radix-2 DIT FFT C code row-column algorithm. Another factor is due to algorithmic overheads, such as modulo reductions and data , transform butterflies use multiplications modulo z N +1 + 1 by powers of z. These amount to simple , here is a radix-2 Booth recoded serialparallel multiplier [4]. For a B-bit multiplicand and multiplier , B-bits of the 2B-bit result are retained. A 16 - bit multiplier occupies 40 4000 series configurable , flip-flops are used. When the multiplier is incorporated into a larger design, data registers can be merged
Xilinx
Original

LQFP2424-176

Abstract: SH7065 Features (cont) Item Specifications DSP · DSP engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data registers Modulo register , processor (DSP), together with peripheral functions required for system configuration. The SH2-DSP core offers enhancement of the DSP functions (multiply and multiply-andaccumulate) of the SuperH RISC engine
Renesas Technology
Original

ADSP-21010

Abstract: TMS320C30 -bit floating-point inputs X Parallel Operation Of ALU And Multiplier Since many DSP algorithms are modeled around , , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations For Selecting a DSP Processor (ADSP-21020/ADSP , multiplications and additions. In signal processing algorithms, additions are necessary to accumulate multiplier , multiply/accumulate throughput â'¢ Circular/modulo data addressing to restrict index registers to a range , avoid overflows when accumulating fixed-point multiplier products Many of today's digital signal
-
OCR Scan
AN-235 TMS320C30 ADSP-21020 ADSP-21010 AN235 AN-235 ADSP-21020 ADSP-21020/ADSP-21010 TMS320

32 bit barrel shifter circuit diagram using multi

Abstract: pipeline synchronization decoder capability, 8-channel A/D converter, full speed USB, DSP Architecture (24 x 24-bit MAC), and , Random Number Generator n CPU l l 8-bit CalmRISC Core DSP Architecture (24 x 24-bit MAC) n , Timer 0 1 Smart Media Smart Media (SSFDC) (SSFDC) DSP Core (24 x 24 bit MAC) DSP Core (24 x 24 , Data Memory Space n 24-Bit MAC Engine l 24 by 24 Multiplier l 52 Bit Adder/Subtracter n , MC0-1 SD0-3 MSR0 8 Modulo Arithmetic HS[0] SPTR[5:0] Modulo Arithmetic MSR1
Samsung Electronics
Original
KS85F40113 MAC2424 32 bit barrel shifter circuit diagram using multi pipeline synchronization calmRISC ssfdc

ADSP-2111

Abstract: ADSP-2100 , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations for Selecting a DSP Processor (ADSP-2111 vs. DSP56166 , performance of a DSP system can be measured as to how well it performs in the following areas: Fast and , branching In addition, the DSP processor should be capable of interfacing easily with external devices, be , development tools to ease system debug. This application note examines the performance of two leading DSP , . ARITHMETIC CAPABILITIES The basis of a good DSP processor is its ability to perform a wide variety of
-
OCR Scan
DSP56000 ADSP-2105 ADSP-2100 ADSP-2100A DSP56001 2111-1N design of 18 x 16 barrel shifter in computer AN-231 ADSP-2101

verilog code for 32 BIT ALU implementation

Abstract: vhdl code 16 bit processor EDN 2000 EDN'S ANNUAL DSP DIRECTORY HIGHLIGHTS THE ARCHITECTURES AVAILABLE FOR YOUR HOTTEST DESIGNS. HERE'S HELP IN SORTING THROUGH THE MYRIAD DSP DEVICES. YOU CAN ALSO ACCESS OUR FREQUENTLY , . (Remember those vinyl platters?) Every year I begin the introduction to EDN's DSP Directory by remarking on the tremendous growth in DSP technology, and it's no different this year. You can judge this growth from the number of new DSP companies and the number of new DSPs. And you'll find descriptions of
DSP Directory
Original
verilog code for 32 BIT ALU implementation vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG NM6403 X3J16/95-0029

architecture of TMS320C50

Abstract: addressing modes of TMS320C50 provided for circular modulo addressing; this diminishes the performance of DSP algorithms using circular , , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations For Selecting a DSP Processor (ADSP-2101 vs. TMS320C50 , speed or MIPS (Millions of instructions per second) rating alone. Many times a DSP processor is characterized mainly by its MIPS rate. Since the instruction of one DSP device is not necessarily equivalent to that of another DSP device, a MIPS rating can be misleading. Other architectural and performance
-
OCR Scan
AN-233 architecture of TMS320C50 addressing modes of TMS320C50 architecture of TMS320C50 applications instruction set of TMS320C50 DSP PROCESSOR architectural design of TMS320C50 instruction set tms320c50

SH7615

Abstract: Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data , , the 32-bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With , (including 3 added for DSP use) Ten 32-bit system registers · RISC (Reduced Instruction Set Computer
Renesas Technology
Original
SH7615 IEEE802

addressing modes of TMS320C50

Abstract: instruction set of TMS320C50 DSP PROCESSOR , there is no dedicated multiplier/ accumulator (MAC), which is required in many DSP algorithms. Instead , . Limited support is provided for circular modulo addressing; this diminishes the performance of DSP , 02062-9106 · 617/329-4700 Considerations for Selecting a DSP Processor (ADSP-2115 vs. TMS320C5x , per second) rating alone. Many times a DSP processor is characterized mainly by its MIPS rate. Since the instruction of one DSP device is not necessarily equivalent to that of another DSP device, a
Analog Devices
Original
AN-393 TMS320C52 C5257 TMS320C5x matrix multiplication adsp 21xx processor advantages instruction set of TMS320C50 32 BIT PROCESSOR TMS320C5x architecture diagram architecture of TMS320C52 TMS320C5 2115KP-80 C52-57 1024-P

HD6417615AF60

Abstract: Hitachi DSAUTAZ006 pipeline · 2 Table 1.1 Item DSP Features (cont) Specifications · DSP engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data registers Modulo register (MOD, 32 , -bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With this CPU, it has
Hitachi Semiconductor
Original
HD6417615AF60 Hitachi DSAUTAZ006 FP-208C

Hitachi DSAUTAZ006

Abstract: 1.1 Item DSP Features (cont) Specifications · DSP engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers , -bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With this CPU, it has , registers (including 3 added for DSP use) Ten 32-bit system registers · RISC (Reduced Instruction Set
Hitachi Semiconductor
Original
SH7616

ROUND ROBIN ARBITRATION AND FIXED PRIORITY

Abstract: SH7616 Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data , , the 32-bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With , DSP use) Ten 32-bit system registers · RISC (Reduced Instruction Set Computer) type
Renesas Technology
Original
ROUND ROBIN ARBITRATION AND FIXED PRIORITY

addressing modes of TMS320C50

Abstract: architectural design of TMS320C50 TMS320C25, there is no dedicated multiplier/ accumulator (MAC), which is required in many DSP algorithms , the ALU on the multiplier for multiplication/accumulations in the TMS320C50, DSP Requirement ADSP , provided for circular modulo addressing; this diminishes the performance of DSP algorithms using circular , , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations for Selecting a DSP Processor (ADSP-2101 vs. TMS320C50 , characterized mainly by its MIPS rate. Since the instruction of one DSP device is not necessarily equivalent to
-
OCR Scan
tms320c50 mnemonic block diagram of TMS320CSx TMS320C50 architecture TMS320C50 addressing modes with examples dsp algorithms using tms320c50 TMS320C50 INSTRUCTION MANUAL

DSP16A

Abstract: dsp16a block diagram , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations For Selecting a DSP Processor ADSP-2101 vs. WE DSP16A , processing units that capable of performing rapid computations. The numerical performance of a DSP system is , -2101 architecture was designed so DSP algorithms are easily coded and rapidly executed. Unlike many DSP processors , multiplier/accumulator (MAC), and a barrel shifter. They are connected by the result bus (R bus) so that the , -bit computations. The arithmetic section of the DSP16A contains a multiplier unit with a scaling shifter and a ALU
-
OCR Scan
AN-240 dsp16a block diagram ADSP filter algorithm implementation

2101S

Abstract: dsp16a block diagram , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations for Selecting a DSP Processor ADSP-2101 vs. WE DSP16A , processing units that capable of performing rapid computations. The numerical performance of a DSP system is , PRODUCTS 9-65 The arithmetic section of the ADSP-2101 architecture was designed so DSP algorithms are easily coded and rapidly executed. Unlike many DSP processors, the ADSP-2101 uses an algebraic notation , independent computational units: an arithmetic/logic unit (ALU), a multiplier/accumulator (MAC), and a barrel
-
OCR Scan
2101S 8 BIT ALU mathematical operations DSP16AS

"multiplier accumulator"

Abstract: ADSP-2100 , MASSACHUSETTS 02062-9106 â'¢ 617/329-4700 Considerations for Selecting a DSP Processor (ADSP2100 Family vs , each of the following areas. 1. Fast and flexible arithmetic A DSP processor must provide , sequence of computation so that a given DSP algorithm can be executed without being reformulated. 2. Extended dynamic range on multiplication/ accumulation Extended sums-of-products are common in DSP , class of DSP algorithms including most filters require circular buffers. Hardware to handle address
-
OCR Scan
AN-386 DSP Architectures

STR F 6168

Abstract: sy 171 operation. A built-in multiplier can execute multiplication and addition as quickly as DSP. The SH-DSP is , Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , processing capability as a general usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate in SuperH microprocessors by using a DSP style data path function. It maintains upward compatibility at the object code level with the SH
Hitachi Semiconductor
Original
STR F 6168 sy 171 SY 356 Hitachi DSA00315 0xffffff00 111101AADDDD1000 ADE-602-063C

8232h

Abstract: ta 8232h operation. A built-in multiplier can execute multiplication and addition as quickly as DSP. TM The , Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , processing capability as a general usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate in SuperH microprocessors by using a DSP style data path function. It maintains upward compatibility at the object code level with the SH
Samsung Electronics
Original
8232h ta 8232h DSP modulo multiplier 79AH MAC816 S3CB018 S3CB018/FB018 S3FB018
Showing first 20 results.