NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
DP7115 DP7114 32-POSITION MD-2117 MIL-STD-883 DP7113/7114/7115 LM6064 74HC132 - Datasheet Archive
32-Tap Digital Potentiometer (DP) DESCRIPTION FEATURES The DP7115 is a single digital potentiometer (DP) designed as a electronic
DP7115 DP7115 32-Tap Digital Potentiometer (DP) DESCRIPTION FEATURES The DP7115 DP7115 is a single digital potentiometer (DP) designed as a electronic replacement for mechanical potentiometers and trim pots. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment. 32-position linear taper potentiometer Low power CMOS technology Single supply operation: 2.5V 6V Increment up/down serial interface Resistance values: 10k , 50k and 100k Available in SOIC, TSSOP, MSOP and space saving 2 x 2.5mm TDFN packages The DP7115 DP7115 contains a 32-tap series resistor array connected between two terminals RH and RL. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, RW. The wiper is always set to the mid point, tap 15 at power up. The tap position is not stored in memory. Wiper-control of the DP7115 DP7115 is ¯¯ ¯ accomplished with three input control pins, CS, U/D, ¯¯¯ ¯¯¯ and INC. The INC input increments the wiper in the direction which is determined by the logic state of the ¯ ¯¯ U/D input. The CS input is used to select the device. APPLICATIONS Automated product calibration Remote control adjustments Offset, gain and zero control Tamper-proof calibrations Contrast, brightness and volume controls Motor controls and feedback systems Programmable analog functions The digital potentiometer can be used as a three-terminal resistive divider or as a two-terminal variable resistor. DPs bring variability and programmability to a wide variety of applications including control, parameter adjustments, and signal processing. For Ordering Information details, see page 12. For a pin-compatible device that recalls a stored tap position on power-up refer to the DP7114 DP7114 data sheet. FUNCTIONAL DIAGRAM RH RH/VH VCC VDD U/D CS CS Control and Power-On Recall RW INC UP-DOWN COUNTER INC GND U/D 32-POSITION 32-POSITION DECODER RH RW/VW RW RL GND RL/VL RL General © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice Detailed 1 Electronic Potentiometer Implementation Doc. No. MD-2117 MD-2117 Rev. H DP7115 DP7115 PIN CONFIGURATION PIN DESCRIPTIONS SOIC 8-Lead (V), MSOP 8-Lead (Z) Name Function 1 8 VCC ¯¯¯ INC ¯ U/D Increment Control ¯¯¯ INC ¯ U/D 2 7 ¯¯ CS RH Potentiometer High Terminal RH 3 6 RL GND GND 4 5 RWB RW Buffered Wiper Terminal TDFN 8-Pad (ZD7) Top View RL Potentiometer Low Terminal ¯¯ CS Chip Select VCC Supply Voltage TSSOP 8-Lead (Y) ¯¯ CS 1 VCC 2 ¯¯¯ INC 3 ¯ U/D 8 4 CAT RL 7 RWB 6 GND 5 RH CAT ¯¯¯ INC 1 8 VCC ¯ U/D 2 Ground ¯¯ 7 CS RH 3 Up/Down Control 6 RL GND 4 5 RWB PIN FUNCTION ¯¯¯ INC: Increment Control Input ¯¯¯ The INC input moves the wiper in the up or down ¯ direction determined by the condition of the U/D input. ¯¯ CS: Chip Select The chip select input is used to activate the control input of the DP7115 DP7115 and is active low. When in a ¯¯¯ ¯ high state, activity on the INC and U/D inputs will not affect or change the position of the wiper. ¯ U/D: Up/Down Control Input ¯ The U/D input controls the direction of the wiper ¯¯ movement. When in a high state and CS is low, any ¯¯¯ will cause the wiper to high-to-low transition on INC move one increment toward the RH terminal. When in ¯¯ a low state and CS is low, any high-to-low transition ¯¯¯ will cause the wiper to move one increment on INC towards the RL terminal. DEVICE OPERATION The DP7115 DP7115 operates like a digital potentiometer with RH and R L equivalent to the high and low terminals and RW equivalent to the mechanical potentiometer's wiper. There are 32 available tap positions including the resistor end points, RH and RL. There are 31 resistor elements connected in series between the RH and RL terminals. The wiper terminal is connected to one of the 32 taps ¯¯¯ ¯ ¯¯ and controlled by three inputs, INC, U/D and CS. These inputs control a five-bit up/down counter whose output is decoded to select the wiper position. RH: High End Potentiometer Terminal RH is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the RL terminal. Voltage applied to the RH terminal cannot exceed the supply voltage, VCC or go below ground, GND. ¯¯ With CS set LOW the DP7115 DP7115 is selected and will ¯ ¯¯¯ respond to the U/D and INC inputs. HIGH to LOW ¯¯¯ will increment or decrement the transitions on INC ¯ wiper (depending on the state of the U/D input and five-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. When the DP7115 DP7115 is powered-down, the wiper position is reset. When power is restored, the counter is set to the mid point, tap 15. RW: Wiper Potentiometer Terminal RW is the wiper terminal of the potentiometer. Its position on the resistor array is controlled by the ¯¯¯ ¯ ¯¯ control inputs, INC, U/D and CS. Voltage applied to the RW terminal cannot exceed the supply voltage, VCC or go below ground, GND. RL: Low End Potentiometer Terminal RL is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the RH terminal. Voltage applied to the RL terminal cannot exceed the supply voltage, VCC or go below ground, GND. RL and RH are electrically interchangeable. Doc. No. MD-2117 MD-2117 Rev. H 2 © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice DP7115 DP7115 RH OPERATION MODES ¯¯¯ INC ¯¯ CS ¯ U/D Operation High to Low Low High Wiper toward H High to Low Low Low Wiper toward L High Low to High X Low to High X No Store, Return to Standby X High X RWI RW CW Store Wiper Position Low CH Standby CL RL Potentiometer Equivalent Circuit ABSOLUTE MAXIMUM RATINGS (1) Parameters Supply Voltage VCC to GND Inputs ¯¯ CS to GND ¯¯¯ INC to GND ¯ U/D to GND H to GND L to GND W to GND Ratings U n it s -0.5 to +7V V -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 V V V V V V Parameters Operating Ambient Temperature Industrial (`I' suffix) Junction Temperature Storage Temperature Lead Soldering (10s max) Ratings Units -40 to +85 +150 -65 to 150 +300 ºC ºC ºC ºC RELIABILITY CHARACTERISTICS Symbol Parameter Test Method Min VZAP(2) ILTH(2) (3) Typ Max Units ESD Susceptibility MIL-STD-883 MIL-STD-883, Test Method 3015 2000 V Latch-Up JEDEC Standard 17 100 mA TDR Data Retention MIL-STD-883 MIL-STD-883, Test Method 1008 100 Years NEND Endurance MIL-STD-883 MIL-STD-883, Test Method 1003 1,000,000 Stores DC ELECTRICAL CHARACTERISTICS VCC = +2.5V to +6V unless otherwise specified Power Supply Symbol Parameter VCC ICC1 Supply Current (Increment) Conditions Min Typ Max Units 2 .5 6 V VCC = 6V, f = 1MHz, IW = 0 100 µA VCC = 6V, f = 250kHz, IW = 0 ¯¯ CS = VCC - 0.3V ¯ ¯¯¯ U/D, INC = VCC - 0.3V or GND 50 µA 0.01 1 µA Operating Voltage Range ISB1(3) Supply Current (Standby) Notes: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. (2) This parameter is tested initially and after a design or process change that affects the parameter. (3) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V CC + 1V. (4) IW = source or sink. (5) These parameters are periodically sampled and are not 100% tested. © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice 3 Doc. No. MD-2117 MD-2117 Rev. H DP7115 DP7115 Logic Inputs Symbol Parameter Conditions IIH Input Leakage Current IIL Input Leakage Current VIH1 VIL1 VIH2 CMOS High Level Input Voltage VIL2 CMOS Low Level Input Voltage Max Units 10 µA VIN = 0V TTL Low Level Input Voltage Typ VIN = VCC TTL High Level Input Voltage Min -10 µA 2 VCC V 0 0.8 V VCC x 0.7 VCC + 0.3 V -0.3 VCC x 0.2 V 4.5V VCC 5.5V 2.5V VCC 6V Potentiometer Characteristics Symbol Parameter Conditions Min Typ -10 Device Potentiometer Resistance -50 Device 50 Units 10 -00 Device RPOT Max 100 Pot. Resistance Tolerance k ±20 % VRH Voltage on RH pin 0 VCC V VRL Voltage on RL pin 0 VCC V Resolution INL Integral Linearity Error DNL Differential Linearity Error RWI IW Wiper Resistance Wiper Current TCRPOT IW 2µA 0.5 IW 2µA CH/CL/CW fc Noise Doc. No. MD-2117 MD-2117 Rev. H LSB LSB 0.5 70 200 VCC = 2.5V, IW = 1mA 150 400 (1) 1 100kHz / 1kHz mA ±300 p p m/ º C 20 ±50 p pm/º C Passive Attenuator, 10k 4 8/24 nV/ Hz 8/8/25 Potentiometer Capacitances Frequency Response 1 0.25 Ratiometric TC VN % VCC = 5V, IW = 1mA TC of Pot Resistance TCRATIO 3.2 pF 1.7 MHz © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice DP7115 DP7115 AC CONDITIONS OF TEST VCC Range 2.5V VCC 6.0V Input Pulse Levels 0.2VCC to 0.7VCC Input Rise and Fall Times 10ns Input Reference Levels 0.5VCC AC OPERATING CHARACTERISTICS VCC = +2.5V to +6.0V, VH = VCC, VL = 0V, unless otherwise specified tID tIL tIH tIC tCPH tIW tCYC tR, tF (2) tPU(2) Typ (1) Max Units 100 ns 50 ns 100 ns 250 ns ¯¯¯ INC HIGH Period ¯¯¯ ¯¯ INC Inactive to CS Inactive tDI Min ¯ ¯¯¯ U/D to INC Hold ¯¯¯ INC LOW Period tCI Parameter ¯¯ ¯¯¯ CS to INC Setup ¯ ¯¯¯ U/D to INC Setup Symbol 250 ns 1 µs ¯¯ CS Deselect Time ¯¯¯ INC to VOUT Change 100 ns 1 5 µs ¯¯¯ INC Cycle Time ¯¯¯ INC Input Rise and Fall Time 1 µs 500 µs Power-up to Wiper Stable 1 ms A.C. TIMING CS tCYC tCI tIL tIC tIH (store) tCPH 90% INC 90% 10% tDI tID tF tR U /D tIW MI(3) RW Notes: (1) Typical values are for TA = 25ºC and nominal supply voltage. (2) This parameter is periodically sampled and not 100% tested. (3) MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position. © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice 5 Doc. No. MD-2117 MD-2117 Rev. H DP7115 DP7115 APPLICATIONS INFORMATION POTENTIOMETER CONFIGURATION (a) resistive divider (b) variable resistance (c) two-port APPLICATIONS 3 V1 (-) 2 + 1 R3 R4 +5V 9 8 R2 R2 4 + R1 1 DP 7 R1 8 2 +5V 2 +5V +5V 10 A3 8 RA 6 1 DP 7 VO pRPOT 5 4 3 11 4 3 (1-p)R POT RB 4 8 7 555 R2 6 DP7113/7114/7115 DP7113/7114/7115 V2 (+) 5 R3 + R4 6 +2.5V 7 A1 = A2 = A3 = ¼ LM6064 LM6064 R2 = R3 = R4 = 5k RPOT = 10k 0.01µF 0.003µF C Programmable Instrumentation Amplifier 7 +5V 1 0.01µF Programmable Sq. Wave Oscillator (555) IC3A ¼ 74HC132 74HC132 OSC 5 2 + +200mV 20k 8 ICIB 6 VREF = 1V 5 2 10k 1 DP 7 4 + 499k VCORR 0.01µF 499k CS +5V 2 DP7111/7112 DP7111/7112 IC2 3 + 4 1 VOUT = 1V ± 1mV 11 ICIA Sensor -5V VSHIFT = 100mV 499k 499k VSENSOR = 1V ± 50mV Sensor Auto Referencing Circuit Doc. No. MD-2117 MD-2117 Rev. H 6 © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice DP7115 DP7115 100k +5V 8 2 SHUTDOWN SD FB 0.1µF 6.8µF 1.23V R2 820 Control and Memory 7 3 R3 10k 5 POR 4 DP7113/7114/7115 DP7113/7114/7115 7 IS A1 +5V 2 10k 6 + 3 1M 5 +5V 2 330 3 6 8 2 1 pR (1-p)R 330 GND 1µF +5V DP7113/7114 DP7113/7114 4 R1 11k 2952 VIN (UNREG) 1 DP 7 VO (REG) VOUT 3 4 7 A2 VO 6 + 4 6 LT1097 LT1097 Programmable Voltage Regulator +2.5V Programmable I to V Converter +5V IC1 393 IC2 74HC132 74HC132 1 OSC CLO + VLL 2 R1 3 R2 CHI 7 10k R3 0.1µF + 1µF R3 100k C2 R1 5 10k CS 4 VS 2.5 AI IC4 VO 2 5V 3 + VO 6 4 A1 1 DP 7 +2.5V DP7113/7114 DP7113/7114 4 +2.5V VS R2 10k 8 VO 7 0.001µF +5V 3 0 50k 6 +5V 2 VS + U/D 1 INC 7 C1 0.001µF VUL +5V 8 2 +5V 5 IC3 DP7114/7113 DP7114/7113 +5V 6 2.5V Programmable Bandpass Filter Automatic Gain Control DP7111/7112 DP7111/7112 +5V Serial Bus R1 100k +5V R1 100k VS +5V 2 + R 2.5k 7 IS +2.5V R1 100k 3 + 1 11 R1 100k + 7 5 +2.5V A2 6 A1 = A2 = LMC6064A LMC6064A Programmable Current Source/Sink © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice 7 Doc. No. MD-2117 MD-2117 Rev. H DP7115 DP7115 PACKAGE OUTLINE DRAWING SOIC 8-Lead 150mils (V) (1)(2) SYMBOL MIN NOM MAX A 0.25 0.33 0.51 c E 1.75 0.10 b E1 1.35 A1 0.19 0.25 D 4.80 5.00 E 5.80 6.20 E1 3.80 e 4.00 1.27 BSC h 0.25 0.50 L 0.40 1.27 0º 8º PIN # 1 IDENTIFICATION TOP VIEW D h A1 A c e b L SIDE VIEW END VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC standard MS-012 MS-012. Doc. No. MD-2117 MD-2117 Rev. H 8 © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice DP7115 DP7115 TSSOP 8-Lead 4.4mm (Y) (1)(2) b SYMBOL MIN NOM A MAX 1.20 A1 A2 0.19 0.30 c 0.09 0.20 D 2.90 3.00 3.10 E 6.30 6.40 6.50 E1 E 0.80 b E1 0.05 4.30 4.40 4.50 e 0.15 0.90 1.05 0.65 BSC L 1.00 REF L1 0.50 1 0.60 0° 0.75 8° e TOP VIEW D A2 A A1 c 1 L1 SIDE VIEW L END VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC standard MO-153 MO-153. © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice 9 Doc. No. MD-2117 MD-2117 Rev. H DP7115 DP7115 MSOP 8-Lead 3.0 x 3.0mm (Z) (1)(2) SYMBOL MIN NOM MAX A 1.10 A1 0.05 0.10 0.15 A2 0.75 0.85 0.95 b 0.38 0.13 0.23 D E 0.22 c 2.90 3.00 3.10 E 4.80 4.90 5.00 E1 E1 2.90 3.00 3.10 e L 0.65 BSC 0.40 0.60 0.80 L1 0.95 REF L2 0.25 BSC 0º 6º TOP VIEW D A A2 A1 DETAIL A e b c SIDE VIEW END VIEW L2 L L1 DETAIL A Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC standard MO-187 MO-187. Doc. No. MD-2117 MD-2117 Rev. H 10 © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice DP7115 DP7115 TDFN 8-Pad 2 x 2.5mm (ZD7) (1)(2) PIN#1 IDENTIFICATION SYMBOL MIN NOM MAX A 0.70 0.75 0.80 A1 0.00 0.02 0.05 A3 0.20 REF b 0.20 0.25 0.30 D 1.90 2.00 2.10 D2 1.40 1.50 1.60 E 2.40 2.50 2.60 E2 1.20 1.30 1.40 e L 0.50 TYP 0.20 0.30 0.40 A1 A3 Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC standard MO-229 MO-229. © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice 11 Doc. No. MD-2117 MD-2117 Rev. H DP7115 DP7115 EXAMPLE OF ORDERING INFORMATION(1) Prefix Device # DP 7115 Suffix V Optional Company ID I -10 Temperature Range I = Industrial (-40ºC to 85ºC) Product Number 7115 Resistance -10: 10 k -50: 50 k -00: 100 k Package V: SOIC Y: TSSOP Z: MSOP ZD7: TDFN(5) (*) T3 Tape & Reel T: Tape & Reel 3: 3000/Reel Lead Finish Blank: Matte-Tin G: NiPdAu ORDERING PART NUMBER DP7115VI-10 DP7115VI-10 DP7115VI-50 DP7115VI-50 DP7115VI-00 DP7115VI-00 DP7115YI-10 DP7115YI-10 DP7115YI-50 DP7115YI-50 DP7115YI-00 DP7115YI-00 DP7115ZI-10 DP7115ZI-10 DP7115ZI-50 DP7115ZI-50 DP7115ZI-00 DP7115ZI-00 DP7115ZD7I-10 DP7115ZD7I-10 (6) (*) DP7115ZD7I-50 DP7115ZD7I-50 (6) (*) DP7115ZD7I-00 DP7115ZD7I-00 (6) (*) Notes: (1) All packages are RoHS-compliant (Lead-free, Halogen-free). (2) The standard lead finish is Matte-Tin. (3) This device used in the above example is a DP7115VI-10-T3 DP7115VI-10-T3 (SOIC, Industrial Temperature, 10k , Tape & Reel). (4) For additional package and temperature options, please contact your nearest COPAL ELECTRONICS Sales office. (5) TDFN is not available in NiPdAu (-G) version. (6) Contact factory for package availability. (* ) For ZD7 pakage now being developed, please contact factory. © NIDEC COPAL ELECTRONICS CORP. Characteristics subject to change without notice 12 Doc. No. MD-2117 MD-2117 Rev. H REVISION HISTORY Date 09/25/2003 Rev. Reason B Changed designation to Preliminary. Updated Description. Updated Potentiometer Parameters table. 03/10/2004 C Updated Potentiometer Parameters table. 03/29/2004 D Changed Green Package marking for SOIC from W to V 04/12/2004 E Updated Tape and Reel specs in Ordering Information 08/31/2004 F Deleted ICC2 from DC Characteristics table Updated AC Operating Characteristics table Updated A.C. Timing diagram. 07/06/2007 G Update Absolute Maximum Ratings table Update DC Electrical Characteristics tables Update AC Conditions of Test table Update all Package Outline Drawings Update Example of Ordering Information Update Ordering Part Number 02/04/2008 H Update Functional Diagram Update Package Outline Drawings NIDEC COPAL ELECTRONICS CORP. MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES. NIDEC COPAL ELECTRONICS CORP. products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NIDEC COPAL ELECTRONICS CORP. product could create a situation where personal injury or death may occur. NIDEC COPAL ELECTRONICS CORP. reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale. NIDEC COPAL ELECTRONICS CORP. advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete. NIDEC COPAL ELECTRONICS CORP. Japan Head Office Nishi-Shinjuku, Kimuraya Bldg., 7-5-25 Nishi-Shinjuku, Shinjuku-ku, Tokyo 160-0023 Phone: +81-3-3364-7055 Fax: +81-3-3364-7098 www.nidec-copal-electronics.com Document No: MD-2117 MD-2117 Revision: H Issue date: 02/04/08