500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : E5C-4PTDIN-11-120AC Supplier : OMRON Manufacturer : Master Electronics Stock : 60 Best Price : $142.70 Price Each : $178.40
Shipping cost not included. Currency conversions are estimated. 

DIN11

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: DIN8 DIN4 3 32 DIN3 4 41 DIN9 DIN2 5 40 DIN10 DIN1 6 39 DIN11 6 DIN0 7 , DIN8 DIN9 DIN10 DIN11 RXINC RR RADE/RX RCLK 15 DO2 18 WADE/RX 16 RXAD 10 , /TR WADE/RX WXAD WCLK DIN11 DIN10 DIN9 DIN8 DIN7 DIN6 MSM548331TS-K (2/3) INPUT DIN0 - DIN11 IE OE RADE/RX RCLK RE RX RR RXAD RXINC WADE/RX WCLK WE WR/TR WXAD WXINC , READ ADDRESS CONTROL RXINC DIN0 - DIN11 7 - 2, 44 - 39, 30 - 31 MEMORY CONTROLLER WCLK -
Original
12-BIT

LF3320

Abstract: LF3320QC12G column-vector, will be loaded through DIN11-0. DIN11-0 RIN11-0 12 0 A ALU B 0 A ALU 0 , coefficient sets to be updated within vertical blanking. LF3320 BLOCK DIAGRAM ROUT11-0 DIN11-0 CAA7 , RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11-4 1-16 4 8 1-16 1-16 CFA11-0 12 , FORMATS The rising edge of CLK strobes all enabled registers. Inputs DIN11-0 - Data Input DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12
Logic Devices
Original
LF3320QC12G cf02 COUT11 COUT10 CFB11 CFB10 DOUT15 DOUT14

LF3320

Abstract: lf3320 r , will be loaded through DIN11-0. DIN11-0 RIN11-0 12 0 A ALU B 0 A ALU 0 0 , . LF3320 BLOCK DIAGRAM ROUT11-0 DIN11-0 CAA7-0 12 12 INTERLEAVE / DECIMATION REGISTERS , -0 DIN11-0 ROUT11-4 1-16 4 8 1-16 1-16 CFA11-0 12 RSLB OUT11-0 ROUT3 , CLK strobes all enabled registers. Inputs DIN11-0 - Data Input DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12-bit input port to Filter B. Data
Logic Devices
Original
lf3320 r CF1-2 RIN10 RIN11 LF3320QC15 LF3320QC12 LF3320QC9 3320-R
Abstract: DIAGRAM 12 DIN11-0 16-TAP HORIZONTAL FILTER 256 COEFFICIENT SET STORAGE 3K LINE BUFFER 3K LINE , HCF11-0 12 1-16 1-16 I/D REGISTERS FIGURE 1. DIN11-0 TXFR LF3310 Horizontal , (Sign) DIN11-0 â'" Data Input DIN11-0 is the 12-bit registered data input port. Data is latched on , loading of data into the input register (DIN11-0). If the device is configured such that the vertical , input register (DIN11-0) and the line buffers in the vertical filter. It is important to note that in Logic Devices
Original
VCF11 VCF10 DOUT11 DOUT10 LF3310QC15 LF3310QC12

LF3310

Abstract: SH15 other coefficient sets in the same filter. LF3310 BLOCK DIAGRAM 12 DIN11-0 16-TAP HORIZONTAL , FIGURE 1. DIN11-0 TXFR LF3310 Horizontal / Vertical Digital Image Filter LF3310 FUNCTIONAL , Vertical Accumulator Output (Sign) DIN11-0 - Data Input DIN11-0 is the 12-bit registered data , loading of data into the input register (DIN11-0). If the device is configured such that the vertical , input register (DIN11-0) and the line buffers in the vertical filter. It is important to note that in
Logic Devices
Original
SH15 743H MIL-STD-883 3310-E
Abstract: column-vector, will be loaded through DIN11-0. DIN11-0 RIN11-0 12 0 A ALU B 0 A ALU 0 , coefficient sets to be updated within vertical blanking. LF3320 BLOCK DIAGRAM ROUT11-0 DIN11-0 CAA7 , RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11-4 1-16 4 8 1-16 1-16 CFA11-0 12 , . ACCUMULATOR OUTPUT FORMATS The rising edge of CLK strobes all enabled registers. Inputs DIN11-0 â'" Data Input DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the Logic Devices
Original
ROUT11 ROUT10 3320-Q

743H

Abstract: VCF9 DIN11-0 16-TAP HORIZONTAL FILTER 256 COEFFICIENT SET STORAGE 3K LINE BUFFER 3K LINE BUFFER , HCF11-0 12 1-16 1-16 I/D REGISTERS FIGURE 1. DIN11-0 TXFR LF3310 Horizontal , Inputs DIN11-0 - Data Input DIN11-0 is the 12-bit registered data input port. Data is latched on the , filter, HSHEN also enables or disables the loading of data into the input register (DIN11-0). If the , or disables the loading of data into the input register (DIN11-0) and the line buffers in the
Logic Devices
Original
VCF9 3310 DIODE DATASHEET 3310-G

CXD3531R

Abstract: CXA7004R 32 31 30 29 28 27 26 25 D_IN11 37 24 SID_OUT TG SID D_IN10 38 , Equivalent circuit Description VDD 37 to 48 D_IN11 to D_IN0 I High: 2.0V Low: 0.8V 1k 37 to 48 Digital data input. D_IN0: LSB D_IN11: MSB GND 35 VDD 3.3V 3.3V , D_IN8 33 38 SENB D_IN9 34 24 DGND D_IN10 35 A 37 DGND D_IN11 , Operation The flow of internal operations is described below. The digital signals input to D_IN0 to D_IN11
Sony
Original
CXA7004R CXD3531R VC0 LQFP48 E02Y23A35 F/35V 48PIN LQFP-48P-L01 P-LQFP48-7

Horizontal Digital Image Filter

Abstract: LF3320QC12 , will be loaded through DIN11-0. DIN11-0 RIN11-0 12 0 A ALU B 0 A ALU 0 0 , coefficient sets to be updated within vertical blanking. LF3320 BLOCK DIAGRAM ROUT11-0 DIN11-0 CAA7 , RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11-4 1-16 4 8 1-16 1-16 CFA11-0 12 , FORMATS The rising edge of CLK strobes all enabled registers. Inputs DIN11-0 - Data Input DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12
Logic Devices
Original
Horizontal Digital Image Filter OUT11

LF3311

Abstract: 743H time 1 1.5 10 4 1.5 Figure 2. LF3311 Block Diagram DIN11-0 12 16-TAP HORIZONTAL , HPAUSE I DIN11-0 O DATA DELAY 12 E 1-16 1-16 1-16 1-16 1-16 1-16 , into the input register (DIN11-0) and the line buffers. It is important to note that in Orthogonal Mode, either HSHEN or VSHEN can disable the loading of data into the input register (DIN11-0), I/D , line buffers to be loaded in parallel. When Bit 1 is "1", the input register (DIN11-0) loads all seven
Logic Devices
Original
RV15 VCF5 111MH HCF11 HCF10

LF3321

Abstract: LF3320 -0 DIN11-0 CAA7-0 12 12 INTERLEAVE / DECIMATION REGISTERS 12 12 8 8 12 12 , -0 DIN11-0 ROUT11-4 1-16 1-16 PAUSEA RSLB OUT11-0 OEC 1-16 1-16 CFB11-0 1-16 , filter taps (see Figure 8). COUT11-0 of one device should be connected to DIN11-0 of another device , filter mode. In Single Filter Mode, DIN11-0 is the data input for the filter and DOUT15-0 is the data , /D REGISTERS FILTER A DIN11-0 RIN11-0 FILTER B 12 COUT11-0 RSL CIRCUIT 16
Logic Devices
Original
LF3321 DOUT13 DOUT12 CFA11 CFA10 LF3321QC9

LF3310

Abstract: 3310 h5 DIN11-0 16-TAP HORIZONTAL FILTER 256 COEFFICIENT SET STORAGE 3K LINE BUFFER 3K LINE BUFFER , 1-16 I/D REGISTERS FIGURE 1. DIN11-0 TXFR LF3310 Horizontal / Vertical Digital Image , Coefficient Input Vertical Accumulator Output (Sign) DIN11-0 - Data Input DIN11-0 is the 12 , loading of data into the input register (DIN11-0). If the device is configured such that the vertical , input register (DIN11-0) and the line buffers in the vertical filter. It is important to note that in
Logic Devices
Original
3310 h5 LIFO 11/08/2001-LDS 3310-H

LF3310

Abstract: Vertical Digital Image Filter 256 COEFFICIENT SET STORAGE DIN11-0 3K LINE BUFFER 12 3K LINE BUFFER DOUT11-0 Video , DATA DELAY 1-16 12 12 1-16 I/D REGISTERS 1-16 HCF11-0 DIN11-0 TXFR LF3310 , FORMATS Horizontal Accumulator Output 31 30 29 220 219 218 Inputs DIN11-0 is the 12-bit registered , ) DIN11-0 - Data Input S6 S5 F6 F5 F7 F6 F8 F7 ··· ··· ··· F24 F23 , the loading of data into the input register (DIN11-0). ter's contents will not be changed. If the
Logic Devices
Original
Vertical Digital Image Filter lf3310 i VCF01 HCF11-9 SV15 LF3310QC12G 9/14/2005-LDS 3310-I
Abstract: -TAP VERTICAL FILTER 256 COEFFICIENT SET STORAGE DIN11-0 3K LINE BUFFER 12 3K LINE BUFFER DOUT11 , INTERFACE DATA DELAY 1-16 12 12 1-16 I/D REGISTERS 1-16 HCF11-0 DIN11-0 TXFR , ACCUMULATOR FORMATS Horizontal Accumulator Output 31 30 29 220 219 218 Inputs DIN11-0 is the 12 , ) DIN11-0 â'" Data Input S6 S5 F6 F5 F7 F6 F8 F7 ··· ··· ··· F24 , the loading of data into the input register (DIN11-0). terâ'™s contents will not be changed. If the Logic Devices
Original

LF3320

Abstract: Discrete Cosine Transform with the LF3320 . MATRIX-VECTOR MULTIPLY MODE N DIN11-0 RIN11-0 12 0 A ALU B 0 A ALU 0 B A ALU , DOUT15-0 of the first device will become the input DIN11-0 to the second device. The final 16 , have 8, 12-bit coefficients. The input data, [8x1] column-vector, will be loaded through DIN11-0 for , through DIN11-0. Mode Configuration To configure the LF3320 for matrix-vector multiplication, bit 4 of , Mode 0 : Single Filter Mode 1 : Dual Filter Mode 2 Filter B Input 0 : RIN11-0 1 : DIN11-0
Logic Devices
Original
CA001 Discrete Cosine Transform with the LF3320 Back F38H idct accumulator CA-008 CF001 CF002 CF007 CF100 CF000 CF101

LF3320

Abstract: LF3321 Enable Delay 10 8 Figure 2. LF3321 Block Diagram ROUT11-0 DIN11-0 CAA7-0 12 12 , RSLB OUT15-12 1-16 4 8 1-16 1-16 CAA7-0 DIN11-0 ROUT11-4 1-16 1-16 , should be connected to DIN11-0 of another device. ROUT11-0 of one device should be connected to RIN11 , filter taps. Bit 1 in Configuration Register 5 determines the filter mode. In Single Filter Mode, DIN11-0 , . Single Filter Mode ROUT11-0 12 12 I/D REGISTERS 12 I/D REGISTERS FILTER A DIN11-0
Logic Devices
Original
Abstract: -0 DIN11-0 CAA7-0 INTERLEAVE / DECIMATION REGISTERS 12 12 8 8 12 12 CENA CFA11 , 1-16 1-16 FILTER A I/D REGISTERS 1-16 RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11 , 31 30 29 â'"220 219 218 DIN11-0 â'" Data Input Accumulator B Output (Sign) DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12-bit input , -bit registered cascade output port. COUT11-0 should be connected to DIN11-0 of another LF3320. In Dual Filter Logic Devices
Original
3320-L

LF3320

Abstract: -0 DIN11-0 CAA7-0 INTERLEAVE / DECIMATION REGISTERS 12 12 8 8 12 12 CENA CFA11 , 1-16 1-16 FILTER A I/D REGISTERS 1-16 RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11 , ­220 219 218 DIN11-0 - Data Input Accumulator B Output (Sign) DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12-bit input port to Filter B , . COUT11-0 should be connected to DIN11-0 of another LF3320. In Dual Filter Mode, COUT11-0 is a 12
Logic Devices
Original
3320-K

hdr2x20

Abstract: PARALLEL OPTIC + Din10- J5 J6 Din10+ J7 Din11- J8 Din11+ J28 TX_DIS J27 TX_EN DNC - DO NOT , Din9+ GND Din10- GND Din10+ GND Din11- GND Din11+ J30 -FAULT -FAULT , + GND GND C DNC GND Din11+ DNC GND GND Din11- Din10+ GND Din6- Din6 , - Din11+ Din0+ Din11- D1 + - Tx_EN Tx_DIS FAULT S1 J29 J28 J3 0 J27 , /Din9 +/Din10 +/Din11 +/- Serial Data Inputs (I) CML* 100 W differential termination, CML
Avago Technologies
Original
HFBR-7800 HFBR-7700 hdr2x20 PARALLEL OPTIC 24 fiber mtp array polarity VCSEL array, 850nm HFBR-772B HFBR-772/782BX HFBR-779/789BX HFBR772/782BX HFBR7700
Abstract: FRP CLK VDD 36 35 34 33 32 31 30 29 28 27 26 25 D_IN11 37 , CKPOL. High: reverse polarity Low: positive polarity GND VDD 37 to 48 D_IN11 to D_IN0 I High: 2.0V Low: 0.8V 1k 37 to 48 Digital data input. D_IN0: LSB D_IN11: MSB GND ­5­ , FRP CLK VDD VCC A 36 D_IN11 D_IN10 D_IN9 D_IN8 D_IN7 D_IN6 D_IN5 D_IN4 D_IN3 D_IN2 , below. The digital signals input to D_IN0 to D_IN11 are internally demultiplexed into 6 phases, and then Sony
Original
PE02Y23-PS
Abstract: VDD 36 35 34 33 32 31 30 29 28 27 26 25 D_IN11 37 VCC TG , Equivalent circuit Description 37 to 48 D_IN11 to D_IN0 I High: 2.0V Low: 0.8V 1k 37 to 48 Digital data input. D_IN0: LSB D_IN11: MSB GND 35 VDD 3.3V 15.5V 15.5V DGND AGND , A 36 D_IN11 D_IN10 D_IN9 D_IN8 D_IN7 D_IN6 D_IN5 D_IN4 D_IN3 D_IN2 D_IN1 D_IN0 35 34 33 , operations is described below. The digital signals input to D_IN0 to D_IN11 are internally demultiplexed into Sony
Original
E02Y23-PS

QFN 5X5

Abstract: coefficient sets to be updated within vertical blanking. LF3320 BLOCK DIAGRAM ROUT11-0 DIN11-0 CAA7 , 1-16 RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11-4 1-16 1-16 4 8 1-16 ROUT3 , . Accumulator A Output Inputs 31 30 29 ­220 219 218 DIN11-0 - Data Input Accumulator B Output (Sign) DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be , a 12-bit registered cascade output port. COUT11-0 should be connected to DIN11-0 of another
Maxim Integrated Products
Original
QFN 5X5 12-/10-/8-B MAX5580 MAX5585 MAX5580/M 21-0140K T2055
Abstract: -0 DIN11-0 CAA7-0 INTERLEAVE / DECIMATION REGISTERS 12 12 8 8 12 12 CENA CFA11 , 1-16 1-16 FILTER A I/D REGISTERS 1-16 RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11 , 31 30 29 â'"220 219 218 DIN11-0 â'" Data Input Accumulator B Output (Sign) DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12-bit input , -bit registered cascade output port. COUT11-0 should be connected to DIN11-0 of another LF3320. In Dual Filter Maxim Integrated Products
Original
U20E-1 MAX5581/MAX5583/MAX5585

led matrix 8x8 mini circuits

Abstract: CAA70 -0 DIN11-0 CAA7-0 INTERLEAVE / DECIMATION REGISTERS 12 12 8 8 12 12 CENA CFA11 , 1-16 1-16 FILTER A I/D REGISTERS 1-16 RSLB OUT15-12 1-16 CAA7-0 DIN11-0 ROUT11 , ­220 219 218 DIN11-0 - Data Input Accumulator B Output (Sign) DIN11-0 is the 12-bit data input port to Filter A. In Dual Filter Mode, DIN11-0 can also be the 12-bit input port to Filter B , . COUT11-0 should be connected to DIN11-0 of another LF3320. In Dual Filter Mode, COUT11-0 is a 12
Logic Devices
Original
led matrix 8x8 mini circuits CAA70 mini matrix 8x8 3320-N

rom 512x8

Abstract: AN252 -0 DIN11-0 CAA7-0 12 12 INTERLEAVE / DECIMATION REGISTERS 12 12 8 8 12 12 , -0 DIN11-0 ROUT11-4 1-16 1-16 PAUSEA RSLB OUT11-0 OEC 1-16 1-16 CFB11-0 1-16 , filter taps (see Figure 8). COUT11-0 of one device should be connected to DIN11-0 of another device , filter mode. In Single Filter Mode, DIN11-0 is the data input for the filter and DOUT15-0 is the data , /D REGISTERS FILTER A DIN11-0 RIN11-0 FILTER B 12 COUT11-0 RSL CIRCUIT 16
Altera
Original
EP1C12 rom 512x8 AN252 Altera - Quartus II 200MH AN-252-1 EP1C20 03-3340-9480FAX
Showing first 20 results.