DEM-ADS7812/13P ADS7812 ADS7813 SBAU003 LI-498A IRF7604 P1-21 ADS7813PB - Datasheet Archive

 

DEM-ADS7812/13P EVALUATION FIXTURE FEATURES DESCRIPTION q COMPUTER INTERFACE The DEM-ADS7812/13P evaluation fixture is designed

 

® DEM-ADS7812/13P DEM-ADS7812/13P EVALUATION FIXTURE FEATURES DESCRIPTION q COMPUTER INTERFACE The DEM-ADS7812/13P DEM-ADS7812/13P evaluation fixture is designed for quick evaluation of Burr-Brown's ADS7812 ADS7812 and ADS7813 ADS7813. Breadboard areas are provided with optional bipolar power supply connections to assist in the evaluation of various driver amplifiers or multiplexed input circuits to the input of the analog-todigital converter. Additionally, the demonstration fixture has flexibility in its clocking circuit to allow for various fixed conversion rates. To further enhance the clocking network, an external off board clock can be connected through the BNC connector, P5. The DEM-ADS7812/13P DEM-ADS7812/13P has been designed to accommodate stand-alone operation. q STAND-ALONE CAPABILITY q BREADBOARD AREAS q INPUT RANGE EASILY CONFIGURED FOR APPLICATION APPLICATIONS q TRANSDUCER INTERFACE q MULTIPLEXED DAS International Airport Industrial Park · Mailing Address: PO Box 11400, Tucson, AZ 85734 · Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 · Tel: (520) 746-1111 · Twx: 910-952-1111 Internet: http://www.burr-brown.com/ · FAXLine: (800) 548-6133 (US/Canada Only) · Cable: BBRCORP · Telex: 066-6491 · FAX: (520) 889-1510 · Immediate Product Info: (800) 548-6132 ® © 1997 Burr-Brown Corporation SBAU003 SBAU003 LI-498A LI-498A 1 Printed in U.S.A. DEM-ADS7812/13P DEM-ADS7812/13P April, 1998 GETTING STARTED ANALOG INPUT RANGE The user must provide power to the analog input portion of the board as well as power to the DUT and digital network. P3 should be powered with ±15V which provides power to U1. P4 should be powered with +5V, which provides power to the DUT (X1), and digital network, U2, U3, U4, U5, and U6. The ground connection of both power connectors are tied together with the ground plane of the board. The factory set position of the jumpers are shown below. J1 = not installed J2 = A J3, J4, J8, J12, J14 = open J5 = A J6-C (BUF) J7-B (GND) 45.7k J5-A (VIN) J6-A (VIN) J7-A (VIN) > 10M J5-B (GND) J6-C (BUF) J7-A (VIN) 26.7k J5-C (BUF) J6-B (GND) J7-A (VIN) 26.7k 0V to 4V J5-C (BUF) J6-A (VIN) J7-B (GND) 21.3k ±3.33V J5-A (VIN) J6-C (BUF) J7-A (VIN) 21.3k 0.5V to 4.5V J5-B (GND) J6-A (VIN) J7-B (GND) 21.3k TABLE II. These are the Jumper Settings (J5, J6 and J7) for the Most Common Input Ranges to the ADS7812 ADS7812 and ADS7813 ADS7813. Note that all jumper configurations on the DEM-ADS7812/13P DEM-ADS7812/13P board are acceptable. Refer to Table IV of the ADS7812 ADS7812 or ADS7813 ADS7813 product data sheets for more details concerning other input range options. Configured for CIB testing. The combination of J1, J2, R3, R4, and C17 are used to configure the front-end amplifier, U1. Figure 1 shows the analog gain options available for this board. The various configurations for this input stage are summarized in Table III. R5 is used to isolate the output of the amplifier from the input of the A/D converter. The factory setting for R5 is 0, however, an appropriate value for R5 could also be 50. Used to configure the input analog source to the driver amplifier (U1). See Table III. Solderable power supply options for the driver amplifier, U1. Used to configure the analog input range of the A/D converter (DUT). See Table II. J8, J9, J14, J15 J5-A (VIN) 0V to 10V JUMPER FUNCTION J5, J6, J7 A/D INPUT IMPEDANCE () ±5V All of the jumper functions for the DEM-ADS7812/13P DEM-ADS7812/13P are shown in Table I. These jumpers affect the circuit's analog front end, clocking circuit, and the shut down enhancement circuit. J3, J4 CONNECT R3 IN TO ±10V J6 = C J7 = B J10, J13 = installed J9, J15 = short J1, J2 CONNECT R2 IN TO 0.3125 to 2.8125V DEM-ADS7812/13P DEM-ADS7812/13P BOARD DESCRIPTION JUMPER NAME CONNECT R1 IN TO Solderable connection options to enhance the shut down capability of the A/D converter (DUT). J10, J13 E3 Used to configure the clock generation circuit. See Table IV. J12 E7 B AIN P2 Determines serial clock source for serial I/O. A A TABLE I. Description of Jumpers on DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Fixture. J1 E1 R3 E2 R4 C17 E4 E8 J2 U1 E5 R5 E6 To DUT ANA B ANALOG INPUT CONFIGURATIONS Input Range: J5, J6, J7-The input range of the A/D converter is configured using J5, J6, and J7. In general, all positions that are labeled "A" will connect the corresponding input pin of the A/D converter to the analog input. All positions that are labeled "B" of jumpers J5, J6, and J7 will connect the corresponding input pin of the A/D converter to "GND". Finally, all positions that are labeled "C" will connect the corresponding input pin of the A/D converter to "BUF". A quick look-up table for the more common analog input ranges is shown in Table II. A complete list is given in Table IV of either the ADS7812 ADS7812 or the ADS7813 ADS7813 data sheet. FIGURE 1. The Analog Input Section of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Fixture. J1 ANALOG GAIN (V/V) Inverting Configuration A B ANA/AIN = ­R3 /R4 Non-inverting Configuration B A ANA/AIN = 1 + R3/R4 TABLE III. The Gain of the Amplifier, U1, can be Configured Negative or Positive with the Above Jumper Settings. R3, R 4, R 5 and C 17 can be easily changed by using the low-profile sockets, labeled as E1 - E8. Analog Input Driver Amplifier : J1, J2, J3, J4-J1 and J2 can be used to configure the on board amplifier in an inverting or non-inverting gain. The values of R3, R4, R5, and C17 are interchangeable by using the sockets provided, E1 through E8. J3 and J4 are jumpers that can be shorted with solder to allow for alternative power supply configurations for the amplifier. All of these jumpers and components allow for a variety of configurations for the front-end analog driving amplifier. An input signal can be connected to the circuit using the coax connector, P2 (AIN). The breadboard is also connected to AIN. Additionally, the breadboard ANA bus bypasses the operational amplifier, U1, completely to allow for custom driver circuits to be built on the breadboard. ® DEM-ADS7812/13P DEM-ADS7812/13P J2 2 The power supply to the amplifier, U1, is supplied from a different connector (P3) than the power supply (P4) to the A/D converter, X1 (DUT). This is done to allow for maximum flexibility. In addition, an alternative operational amplifier power supply connection is possible using J3 and J4. These two jumpers, as with J14, J15, J8 and J9 (discussed later) are solder options. In the case with J3 and J4 the amplifier's positive power supply can easily be attached to pins 7 and 8 by connecting the solder switch, J3. The negative supply can be connected to both pins 4 and 5 of the amplifier is desired by connecting the solder switch, J4. This option is useful if the operation amplifier in the U1 socket has an alternative power supply connection with the positive supply connected to pins 7 and 8 and the negative supply connected to pins 4 and 5. connected to CAP and REF, C3, C4, and C16, will begin to discharge. When the power-down mode is exited, these capacitors must be allowed to recharge and settle to a 16-bit level. When the P-Channel, HEXFET Power MOSFET, U6, (IRF7604 IRF7604) is included in the circuit (available on request), the power up time can be significantly reduced. This function is enabled and disabled according to the settings specified in Table VII. P1 PIN NUMBER PIN DESCRIPTION All Even Pins Ground 39 Power-down mode pin, to X1 (DUT) pin 15 31 BUSY, connected to X1 (DUT) pin 14 29 CS (Chip Select), connected to X1 (DUT) pin 13 25 EXT/INT (External or internal DATACLK pin. Selects the source of the synchronous clock for serial data), connected to X1 (DUT) pin 11 23 DATA (Serial data out), connected to X1 (DUT) pin 10 21 DATACLK, connected to X1 (DUT) pin 9 7 CONV (or system clock) DIGITAL OUTPUT CONFIGURATIONS Clock Network : J13, J10, P5-The convert command to the A/D converter is provided through one of two paths. The first path is from the EXT CONV connector, (P5) and the second path is from the clock generator network; U2, U3, and U4. The jumper configuration is shown in Table IV. The on board clock generator network divides a 16MHz oscillator signal (U2) to 40kHz at J10. 40kHz is the recommended maximum throughput rate for the ADS7812 ADS7812 and ADS7813 ADS7813. Slower clock signals can be generated by changing the oscillator chip, U2 or by using an external clock source through P5. The AND gate, implemented with U5, insures that the timing between BUSY and CONV (t4, per product data sheet) is not violated. CLOCK OPTION J10 TABLE V. External Digital Interface Connector, P1 Pin Description. J12 Not installed No Jumper Connected DUT EXT/INT is HIGH. Synchronous clock for serial data is derived from P1-21 P1-21 external connector. TABLE VI. Serial Clock Source and the Setting for J12. No Jumper On Board Clock DUT EXT/INT is LOW. Synchronous clock for serial data is derived from DUT internal conversion clock. Installed J13 External Clock (P5) DESCRIPTION Connected DESIRED OPERATION J14 J15 No Connect Connected with Solder Switch No Connect Connected With Solder Switch Enhanced Power-Down Mode External Digital Interface-All critical digital lines are connected to the 25 x 2 pin connector, P1 (see Table V). This connector is designed to interface to Burr-Brown's Computer Interface Board, DEM-CIB. The DEM-CIB and accompanying Windows compatible program allow the performance of the ADS7812 ADS7812 and ADS7813 ADS7813 to be evaluated directly from a PC. If an off board clock provides the synchronous clock for serial I/O, then jumper J12 should be installed (see Table VI). J9 Unenhanced Power-Down Mode TABLE IV. Jumper Configuration of Clock Options on the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Fixture. J8 Connected with Solder Switch No Connect Connected with Solder Switch No Connect TABLE VII. Jumper Solder Instructions for Standard PowerDown Operation (unenhanced) and Accelerated Power-Down Operation (enhanced) for the ADS7812 ADS7812 and ADS7813 ADS7813. "No connect" implies there is no solder switch connecting both pads of the jumper. "Connected with solder switch" requires that the user apply enough solder to short both pads of the jumper. Additionally, the user of the DEM-ADS7812/13P DEM-ADS7812/13P can use the board in a stand-alone mode, using P1 as the interface connection to a user designed interface. POWER SAVING FEATURE The ADS7812 ADS7812 and ADS7813 ADS7813 has a power-down mode that is activated by taking CONV LOW and the PWRD HIGH. This will power down all of the analog circuitry including the reference. While in the power-down mode, the capacitors ® 3 DEM-ADS7812/13P DEM-ADS7812/13P PART IDENTIFIER QUANTITY PART NUMBER X1 1 ADS7813PB ADS7813PB DUT, Low Power, Serial 16-Bit Sampling A/D Converter, Burr-Brown DESCRIPTION U1 1 OPA627BP OPA627BP Precision High-Speed DiFET® Op Amp, Burr-Brown U6 1 IRF7604 IRF7604 U5 1 74HC08N 74HC08N(1) U3 1 74AC11074N 74AC11074N(1) Dual D-Type Flip Flop, TI U2 1 CTX116-ND CTX116-ND(1) 16MHz Oscillator, Digi-Key (CTS) U4 1 74LS390N 74LS390N(1) R3 1 RN55C75R0F RN55C75R0F(1) R5 1 0.0QBK-ND(1) P-Channel, HEXFET Power MOSFET, International Rectifier (Available on Request from Factory) Quad 2-Input, AND Gate, TI Dual Decade Counter, 4-Bit, TI Resistor, 75, 0.125, 1%, Metal-film Resistor, 0, Yageo (Digi-Key part number) R4 - None Installed C17 - None Installed 1 RN55C1003F RN55C1003F(1) Resistor, 100k, 0.125, 1%, Metal-film R2 1 RN55C1002F RN55C1002F(1) Resistor, 10k, 0.125, 1%, Metal-film C3, C7 2 T350A105K035AS T350A105K035AS(1) C5, C8, C16 3 CK05BX103K CK05BX103K(1) Cap, 0.01µF, X7R, 100V, 10%, Ceramic C1, C2, C9 - C12 6 CK05BX104K CK05BX104K(1) Cap, 0.1µF, 50V, 10%, Ceramic X7R, Kemet C4, C5, C13 - C15 5 T350B225K025AS T350B225K025AS(1) Cap, 2.2µF, 25V, 10%, Tantalum, Dipped/Radial Kemet P1 1 IDH-50LP-SR3-TG IDH-50LP-SR3-TG(1) Robinson Nugent, Right Angle, 25 x 2 P2, P5 2 KC-79-274-M06 KC-79-274-M06(1) P4 1 31165102(1) 2-Pin Term Block, 3.5mm Centers, RIACON Electronics P3 1 31165103(1) 3-Pin Term Block, 3.5mm Centers, RIACON Electronics J5 - J7 3 TSW-103-07-T-D TSW-103-07-T-D(1) Jumper, SAMTEC, 2 x 3 Terminal Strip J1 - J2 2 TSW-102-07-T-D TSW-102-07-T-D(1) Jumper, SAMTEC, 2 x 2 Terminal Strip J10, J12, J13 3 TSW-101-07-T-D TSW-101-07-T-D(1) Jumper, SAMTEC, 2 x 1 Terminal Strip TP1 - TP6, TP8 7 HD411-2 HD411-2 X1 Socket 1 AG-516-11-DES AG-516-11-DES DUT Socket, 16-Pin DIP, Augat U1 Socket 1 AG-508-11-DES AG-508-11-DES Op Amp Socket, 8-pin DIP, Augat U2 Socket 1 1107741 R1 Cap, 1µF, 35V, 10%, Tantalum, Diped/Radial Connector BNC, PCB Mount, King Test Point, 0.125 Pad, 0.093 Drill, USECO 1280B 1280B Aries, 14-pin Oscillator Socket E1 - E8 8 AMP50863-5 AMP50863-5 RB1, RB2, RB3, RB4, RB5 5 90F1533 90F1533 Rubber Feet, Newark J1, J2, J5 - J7, J10, J12, J13 Tops 8 SNT-100-BK-T-H SNT-100-BK-T-H Jumper Tops, Samtec CR3 1 SA5.0AGICT-ND(1) 5.0V Transient Voltage Suppressor, DO-204AC DO-204AC, Digi-Key CR1, CR2 2 SA15AGICT-ND SA15AGICT-ND(1) 15V Transient Voltage Suppressor, DO-204AC DO-204AC, Digi-Key Bare PC Board 1 A2245 A2245 Sample 1 ADS7812P ADS7812P DEM-ADS7812/13P DEM-ADS7812/13P, Burr-Brown NOTE: (1) Substitutions Allowed. TABLE VIII. Parts List for the DEM-ADS7812/13P DEM-ADS7812/13P. ® DEM-ADS7812/13P DEM-ADS7812/13P "E" Point 0.062 Drill, Resistor Sockets, Augat, Hotlite Socket .0 4 DUT, Low Power Serial 14-Bit Sampling A/D Converter, Burr-Brown. FIGURE 2. Circuit Diagram of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Fixture. 5 DEM-ADS7812/13P DEM-ADS7812/13P ® P5 BB10 BB9 BB8 BB7 BB2 BB1 AIN P2 J13 14 BB6 BB3 7 B A +15V + C13 2.2µF 16MHz E2 C9 0.10µF J2 R4 8 U2 CTX116-ND CTX116-ND B EXT CONV +5V REF ANA AIN A J1 E1 +15V ­15V 4 C1 0.01µF 7 Out V+ U1 6 J3 CK D CR1 2 3 8 9 P3 P3 CK D 1/2 74AC11074N 74AC11074N 14 13 1/2 74AC11074N 74AC11074N CLR 10 U3 PR 7 CLR 12 U3 PR 1 C2 J4 10pF 5 Out V­ OPA627AP OPA627AP 8 VCLK 3 2 E4 75 Installed R3 Q Q Q Q 5 6 3 2 C10 0.10µF BB4 C17 Not Installed E7 10pF E8 E3 ­15V E5 B A C J6 A C J6 QA QB QA CR2 1 1/2 74HC390N 74HC390N QD U4 CLR QC CKB CKA 1/2 74HC390N 74HC390N QD QC U4 P3 7 6 5 3 9 10 11 13 C J7 J7 B J7 B J6 J5 QB CLR A J5 J5 CKB CKA C14 + 2.2µF 2 4 1 14 12 15 0 Installed R5 E6 BB5 TP6 + +5V C3 1µF J9 J8 + J10 C15 2.2µF U4 C11 0.10µF VCLK C16 + 0.01µF CR3 2 1 U5 C12 0.10µF +15V C4 2.2µF P4 P4 8 7 6 5 4 3 2 1 2 1 GND REF CAP BUF R3 IN R2 IN GND R1 IN CS BUSY 3 J12 DCLK DATA EXT/INT CONV 74HC08N 74HC08N U5 +5V VS PWRD DUT ADS7813 ADS7813 9 10 11 12 13 14 15 16 +5V R1 100k TP1 TP8 C5 0.01µF R2 10.0k C6 + 2.2µF CONV BUSY G S S S D D D D 5 6 7 8 TP3 TP2 TP5 7 31 29 25 21 23 39 P1 P1 P1 P1 P1 P1 P1 U6 IRF7604 IRF7604 (available on request) 4 3 2 1 TP4 CS EXT/INT DATA CLK DATA PWRD J15 J14 C8 0.01µF C7 1µF + P1 U5 U5 74HC08N 74HC08N 13 74HC08N 74HC08N 12 U5 74HC08N 74HC08N 10 9 5 4 50 48 46 44 42 40 38 36 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2 11 8 6 FIGURE 3. Silkscreen of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Board. FIGURE 4. Component Side of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Board. ® DEM-ADS7812/13P DEM-ADS7812/13P 6 FIGURE 5. Top Soldermask of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Board. FIGURE 6. Ground Plane of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Board. ® 7 DEM-ADS7812/13P DEM-ADS7812/13P FIGURE 7. Bottom Soldermask of the DEM-ADS7812/13P DEM-ADS7812/13P Demonstration Board. ® DEM-ADS7812/13P DEM-ADS7812/13P 8 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof. Copyright © 2000, Texas Instruments Incorporated