NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Type | Ordering |
| CY7C1320JV18 | Cypress Semiconductor | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
26 pages, |
Original |  |
|
|||||
| CY7C1320JV18-250BZXI | Cypress Semiconductor | 18-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 1.7 to 1.9 V |
24 pages, |
Original | |
|
|||||
| CY7C1320JV18-300BZC | Cypress Semiconductor | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
24 pages, |
Original | |
|
|||||
| CY7C1320JV18-300BZXC | Cypress Semiconductor | 18-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 1.7 to 1.9 V |
24 pages, |
Original | |
|
|||||
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: of 512K x 18) for CY7C1318JV18 CY7C1318JV18, and 512K x 36 (2 arrays each of 256K x 36) for CY7C1320JV18. , CY7C1318JV18 CY7C1318JV18 is described in the following sections. The same basic descriptions apply to CY7C1320JV18. , CY7C1318JV18 CY7C1318JV18 CY7C1320JV18 18 Mbit DDR II SRAM Two Word Burst Architecture Features , , and CY7C1320JV18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR II architecture. The DDR II , provided, or on the rising edge of K and K if C/C are not provided. For CY7C1318JV18 CY7C1318JV18 and CY7C1320JV18, the ... | Original |
24 pages, |
CY7C1320JV18 CY7C1318JV18 CY7C1318JV18 abstract |
|
|||
| Abstract: CY7C1320JV18. CY7C1316JV18 CY7C1316JV18 Because the least significant bit of the address internally is a `0', only 20 , The same basic descriptions apply to CY7C1316JV18 CY7C1316JV18, CY7C1916JV18 CY7C1916JV18, and CY7C1320JV18. Read , CY7C1316JV18 CY7C1316JV18, CY7C1916JV18 CY7C1916JV18 CY7C1318JV18 CY7C1318JV18, CY7C1320JV18 18-Mbit DDR-II SRAM 2-Word Burst , CY7C1320JV18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II architecture. The DDR-II consists of an , the case of CY7C1316JV18 CY7C1316JV18 and CY7C1916JV18 CY7C1916JV18. For CY7C1318JV18 CY7C1318JV18 and CY7C1320JV18, the burst counter ... | Original |
26 pages, |
CY7C1916JV18 CY7C1320JV18 CY7C1318JV18 CY7C1316JV18 CY7C1316JV18 abstract |
|
|||
| GSI Technology Part | Industry Part | Manufacturer |
| GS8182T36BD-250 Buy | CY7C1320JV18-250BZC Buy | Cypress Semiconductor |
| GS8182T36BGD-300 Buy | CY7C1320JV18-300BZC Buy | Cypress Semiconductor |
| GS8182T36BGD-300 Buy | CY7C1320JV18-300BZXC Buy | Cypress Semiconductor |