NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
CXA2021S E95319-ST 4700P 22PIN SDIP-22P-01 SDIP022-P-0300 - Datasheet Archive
I2C BUS Sound Processor for TV Description The CXA2021S is a bipolar IC developed as an I2C BUS control sound processor for TV.
CXA2021S CXA2021S I2C BUS Sound Processor for TV Description The CXA2021S CXA2021S is a bipolar IC developed as an I2C BUS control sound processor for TV. This IC implements surround, tone control, balance, volume, mute and AGC functions. 22 pin SDIP (Plastic) Features · I2C BUS control · The AGC circuit is adopted to absorb volume differences between input sources and improve the S/N ratio in hearing. Structure Bipolar silicon monolithic IC Absolute Maximum Ratings · Supply voltage VCC 14 V · Operating temperature Topr 20 to +75 °C · Storage temperature Tstg 65 to +150 °C · Allowable power dissipation PD 0.9 W Recommended Operating Condition Supply voltage 8 to 13 Applications TVs V L-IN Vcc CL-L CH-L VRS HPI HPO PS LOUT DET1 SDA 22 21 20 19 18 17 16 15 14 13 12 1 2 3 4 5 6 7 8 9 10 11 R-IN GND CL-R CH-R BAL TRE BASS VOL ROUT DET2 SCL Pin Configuration Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. 1 E95319-ST E95319-ST CXA2021S CXA2021S Block Diagram I2C BUS SOUND PROCESSOR Surround Vcc L = L (L R) × 150Hz HPF CH-L DET1 16 17 13 AGC DET 1 R = R + (L R) × CL-L 1 SCR 1 SCR DET2 10 19 21 1 + SCR R = 18K 1 + SCR 20 AGC DET 2 L-IN TONE VOL TRE BAL TONE LOUT VCA BASS 22 VCA 14 PS 1 ROUT 9 R-IN DAC Vcc/2 18 VRS 2 4 15 3 7 6 BUS DEC 5 8 12 11 SDA SCL CH-R CL-R PS GND BASS TRE BAL VOL 2 CXA2021S CXA2021S Pin Description Pin No. Symbol (Ta = 25°C, VCC = 12V) Voltage Equivalent circuit Description Vcc 10µ 1 22 R-IN L-IN 10k 6V Input pins. 1 22 130 30k Vcc 2 2 GND 0V GND pin. Vcc 250µ 3 20 CL-R CL-L 6V 250µ 11k 5.4k Pins for connecting external LPF capacitance (BASS). 11k 3 20 130 Vcc 2 Vcc 250µ 4 19 CH-R CH-L 6V 250µ 6k 5.7k Pins for connecting external HPF capacitance (TREBLE). 5.7k 4 19 130 Vcc 40k 20k 5 6 7 8 BAL TRE BASS VOL 2k 4.5V 7.5V 5 6 7 8 2k 75µ 3 DAC output pins. Connect LPF capacitance of DAC. Internal impedance is approximately 20k. CXA2021S CXA2021S Pin No. Symbol Voltage Equivalent circuit Description 500 9 14 ROUT LOUT 6V 5P 500 Vcc 84k 9 14 130 Output pins. Vcc 200 10 DET2 200 10k AGC detector output and control pin. 10 130 100k 100k Vcc 100µ 50µ 11 SCL I2C bus clock line. 11 4k 11k 3k 56k Vcc 100µ 50µ 12 SDA I2C bus data line. 12 4k 4.5k 3k 4 56k CXA2021S CXA2021S Pin No. Symbol Voltage Equivalent circuit Description Vcc 40k 13 13 DET1 AGC detector output. Connect capacitance for setting time constant. 7.8V 2k Vcc 10µ Pin for connecting external capacitance of the surround phase shifter. Internal impedance is approximately 18k. 18k 130 15 PS 6V 15 18k Vcc 10k 16 HPO 6V 500 16 AGC HPF output pin. 500 Vcc 10µ 5k 17 HPI 6V AGC HPF input pin. 17 130 Vcc 2 16k 5 16k CXA2021S CXA2021S Pin No. Symbol Voltage Equivalent circuit Description Vcc 16k 16k 30k 18 VRS 6V VCC reference voltage pin. 2 1k 18 30k 30µ 21 VCC 12V Power supply pin. 6 CXA2021S CXA2021S Control Register Table SLAVE ADDRESS = 82H DATA bit 7 bit 6 bit 5 bit 4 bit 3 (Power-ON setting value) bit 2 TREBLE (00) BALANCE (00) bit 0 MUTE AGC (0) (0) VOLUME (00) BASS (00) bit 1 MODE (0) · VOLUME: Volume control for both L channel and R channel 00 = minimum value 3F = maximum value · MUTE: MUTE switch 0 = Mute OFF 1 = Mute ON (Mute state) · AGC switch 0 = AGC OFF 1 = AGC ON · BASS: Low-frequency control 00 = Minimum value 10 = Typical value 1F = Maximum value · MODE: Surround switch 0 = Surround OFF 1 = Surround ON · TREBLE: High-frequency control 00 = Minimum value 10 = Typical value 1F = Maximum value · BALANCE: Balance control for L channel and R channel 00 = L channel minimum, R channel maximum 20 = Typical 3F = L channel maximum, R channel minimum 7 AGC: 0 = OFF , 1 = ON MUTE: 0 = OFF , 1 = ON C14 8 ROUT SDA 14 13 1 2 3 4 5 6 7 8 9 10 220 SCL 10µ C15 10µ C13 220 R7 4.7µ C17 R4 10k ON S1 47µ C8 4700P 4700P C6 0.1µ C4 10k R2 LOUT 1MEG R6 DET1 LOUT PS HPO 4.7µ C2 PS 10µ DET2 VRS 15 R5 C16 10k ROUT CH-L 16 10µ R3 VOL CL-L HPI Vcc 17 4.7µ BASS L-IN C10 C12 TRE 18 4.7µ BAL 19 C11 CH-R 20 4.7µ CL-R 21 C9 GND 22 4.7µ C7 4700P 4700P C5 R-IN L-IN 0.1µ 4.7µ 10k C3 C1 R-IN R1 CXA2021S CXA2021S Electrical Characteristics Measurement Circuit TP-PS SDA 0.1µ 12 CXA2021S CXA2021S 11 SCL CXA2021S CXA2021S Application Circuit 220 R3 4.7µ SDA C17 10µ C15 0.1µ C13 47µ C8 4700P 4700P C6 C4 C2 0.1µ LOUT 4.7µ L-IN C10 VRS 12 ROUT DET2 SCL 3 4 5 6 7 8 9 10 11 SDA PS VOL 2 LOUT HPO BASS 1 HPI TRE CH-L 13 14 BAL CL-L 15 16 CH-R Vcc 17 DET1 18 CL-R 19 GND 20 R-IN 21 L-IN 0.1µ 22 R-IN ROUT 220 R2 1MEG 10µ R1 C16 10µ C14 4.7µ C12 4.7µ C11 4.7µ C9 4.7µ C7 4700P 4700P C5 0.1µ C3 4.7µ C1 CXA2021S CXA2021S SCL Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same. 9 VMIN L, R VLF L, R VHF L, R VOL MIN L, R FLAT frequency response 100Hz FLAT frequency response 10kHz 4 5 6 20 0 20 0 AGC 1F 10 BASS 0 MODE 1F 10 TRE 3F 20 BAL L-IN R-IN 10 VBAL CUT L VBAL BST R VBAL CUT R BALANCE CUT L BALANCE BOOST R BALANCE CUT R 12 13 14 10 10 3F 0 VBAL BALANCE BOOST L 11 BST L VCUT HF TREBLE CUT 10kHz 10 1kHz 2.4Vrms 10kHz 2.4Vrms 100Hz 2.4Vrms 0 VCUT LF BASS CUT 100Hz 9 0 10kHz 2.4Vrms TREBLE BOOST VBST HF 10kHz 100Hz 2.4Vrms 10kHz 2.4Vrms 100Hz 2.4Vrms 1kHz 2.4Vrms Input signal 8 VBST LF VR L, R REF, Level L, R 3 0 MUTE Input point BASS BOOST 100Hz VF L, R FLAT L, R 2 3F VOL Input conditions 7 ICC Current consumption Symbol 1 No. Measurement item Electrical Characteristics SW set to ON ROUT LOUT LOUT ROUT Measure -ment point REF: VR L, R REF: INPUT Remarks - 0 - 0 13.5 13.5 8.5 8.5 1.5 1.5 - 17 2.0 16 Min. - 1.2 - 1.2 11 11 11 11 0 0 - 14 0 31 Typ. 30 2.0 30 2.0 8.5 8.5 13.5 13.5 1.5 1.5 70 11 2.0 50 Max. dB dB dB dB dB dB dB dB dB dB dB dB dB mA Unit (Ta = 25°C, VCC = 12V) CXA2021S CXA2021S 1 0 VMT L, R Cross-Talk L R VCT L, R Cross-Talk R L VCT R, L VNOI L, R VGCB L, R VGCB2 L, R VGCN L, R VGCC L, R SDG L SDG R SMX L SMX R DO1 Mute L, R NOISE LEVEL L, R AGC BOOST L, R AGC BOOST2 L, R AGC NULL L, R AGC CUT L, R SS DIF GAIN L SS DIF GAIN R SS MIX LEVEL L SS MIX LEVEL R DC OFF-Set 1 17 18 19 20 21 22 23 24 25 26 27 28 0 16 3F MUTE Vdist VOL Distortion L, R Symbol 15 No. Measurement item 11 0 0 1 0 1 0 1 0 1 0 AGC 10 0 10 BASS 0 1 0 MODE Input conditions 10 TRE 20 BAL PS R-IN L-IN L-IN R-IN R-IN L-IN L-IN R-IN Input point 1kHz 1.25Vrms 1kHz 2.5Vrms 1kHz 2Vrms 1kHz 160mVrms 1kHz 50mVrms 1kHz 10mVrms 1kHz 2.4Vrms Input signal S1 SW set to ON LOUT ROUT ROUT LOUT TP-PS LOUT ROUT LOUT ROUT LOUT ROUT Measure -ment point REF: AGC-OFF (0) REF: AGC-OFF (0) REF: AGC-OFF (0) REF: AGC-OFF (0) 30kHz LPF REF: VFL REF: VFR REF:INPUT Remarks 1 3 3 2 2 24 2.5 5 0 - - - - - Min. 2.0 Max. 0 6 6 0 0 20 0.5 7 2.5 - - 1 9 9 2 2 16 2 10 5 60 70 70 - - 70 - Typ. V dB dB dB dB dB dB dB dB dBm dB dB dB % Unit CXA2021S CXA2021S DO4 DOSS L, R VMINNO L, R DC OFF-Set 3 DC OFF-Set 4 DC OFF-Set OFF SS VOL MIN NOISE L, R 30 31 32 33 DO3 DC OFF-Set 2 DO2 Symbol 29 No. Measurement item 0 3F VOL 0 MUTE 0 AGC MODE 0 0 1 10 1F 10 0 BASS Input conditions 10 10 0 10 1F 10 TRE 20 BAL Input point Input signal SW set to ON LOUT ROUT Measure -ment point 30kHz LPF REF: MODE 0 Remarks - 150 1 1 1 Min. 92 0 0 0 0 Typ. 85 150 1 1 1 Max. dBm mV V V V Unit CXA2021S CXA2021S 12 CXA2021S CXA2021S · AGC circuit The AGC circuit is incorporated in the input block. When AGC is turned ON, gain is 0dB for small signal input, boosted for medium signal input and reduced for large signal input. The AGC circuit can absorb volume differences between input sources. · Surround circuit L-R signals passing through the phase shifter are added to L channel and R channel each in the opposite phase. The transfer function of the phase shifter is obtained by the following equation: VO = 1 SCR Vin 1 + SCR where R is internal resistance 18k and C is external capacitance. · TONE circuit BASS and TREBLE tone control. BASS control characteristic can be determined by external capacitance connected to CL, and TREBLE control characteristic by external capacitance connected to CH. Tone control can be performed in 32 steps. · BALANCE and VOLUME circuits Controls BALANCE and VOLUME in 64 steps each. · DAC DAC circuit for controlling BASS, TREBLE, VOLUME and BALANCE. Internal impedance is approximately 20k. Connect external capacitance for LPF. 13 CXA2021S CXA2021S TONE characteristic 20 OUT L, R [dB] BASS-TREBLE MAX. 10 0 BASS-TREBLE MIN. 10 20 100 1k 10k Frequency [Hz] CH. vs. TREBLE-CONTROL (MAX) 17.5 15.0 0.047µ 12.5 OUT L, R [dB] 10.0 0.022µ 2200p 7.5 4700p 5.0 2.5 470p 0.0 2.5 100 10 10k 1k 100k 10k 100k Frequency [Hz] CL. vs. BASS-CONTROL (MAX) 17.5 15.0 OUT L, R [dB] 12.5 0.047µ 10.0 0.01µ 0.1µ 7.5 1µ 5.0 0.47µ 2.5 0.0 2.5 10 100 Frequency [Hz] 14 1k CXA2021S CXA2021S BALANCE CONTROL characteristic VOL CONTROL characteristic 0 0 10 10 OUT L, R [dB] OUT L, R [dB] 20 30 40 50 OUT L OUT R 20 30 40 50 60 60 70 70 80 80 10 20 30 0 3F 10 3F TREBLE CONTROL characteristic BASS CONTROL characteristic 12 12 10 Input = 100Hz 6 6 4 Input = 10kHz 8 4 OUT L, R [dB] 8 2 0 2 4 2 0 2 4 6 6 8 8 10 10 12 12 0 4 8 C 10 14 18 0 1C 1F 4 8 C 10 14 18 BUS Data [TREBLE] BUS Data [BASS] AGC characteristic 1V AGC = OFF AGC = ON 100mV OUT [rms] OUT L, R [dB] 30 BUS Data [BALANCE] BUS Data [VOL] 10 20 10 10 100mV IN [rms] 15 1V 1C 1F CXA2021S CXA2021S Package Outline Unit: mm + 0.1 0.05 0.25 22PIN 22PIN SDIP (PLASTIC) + 0.4 19.2 0.1 7.62 + 0.3 6.4 0.1 12 22 0° to 15° 11 1 0.5 ± 0.1 + 0.15 0.9 0.1 + 0.4 3.9 0.1 + 0.15 3.25 0.2 0.51 MIN 1.778 PACKAGE STRUCTURE MOLDING COMPOUND EPOXY RESIN SONY CODE SDIP-22P-01 SDIP-22P-01 LEAD TREATMENT SOLDER PLATING EIAJ CODE SDIP022-P-0300 SDIP022-P-0300 LEAD MATERIAL COPPER ALLOY PACKAGE WEIGHT 0.95g JEDEC CODE 16