NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: performance from modern 16-, 32-, and 64-bit CISC and RISC microprocessors. Unlike traditional compilers , Optimization Strategies Fully Compliant with the ANSI X3J11 X3J11 and ISO/IEC 9899:1990 C Language Standards , Full C Source Level Debugging Resident and Cross Development (UNIX and PC) Versions Microware's , language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the entire application. This file is ... | Original |
1 pages, |
RISC and CISC IN MICROPROCESSOR datasheet abstract |
|
|||
| Abstract: possesses advantages over existing CISC and RISC architectures. EISC' fixed length instruction set maximizes cost/performance efficiency and at the same time s offers flexibility and power through the Extendable Register and Extension Flag, that increase code density while allowing a simple 16 bit based instruction set. Foundry and technology independent soft macros allow users to customize, optimize and to seamlessly integrate entire systems. Rapid ASIC implementation results in greatly reduced design time and ... | Original |
1 pages, |
eisc cisc architecture ADC EISC 16-bit alu 16 bit risc processor SE1608 SE1608 abstract |
|
|||
| Abstract: be used with today's fastest CISC and RISC microprocessors. For detailed information about the , for counters, data path, state machines, arithmetic, and random logic • High usable density - 40 x , array" gates • Available in 208-pin PQFP and 352-pin BGA • Fully PCI compliant inputs & outputs • Low , consumes 50 mA - Minimum Iol and If 24 mA • Flexible logic cell architecture -Wide fan-in (up to , ) Robust routing resources - Fully automatic place and route of designs using up to 100 percent of logic ... | OCR Scan |
1 pages, |
datasheet abstract |
|
|||
| Abstract: high-density programmable devices to be used with today's fastest CISC and RISC microprocessors. For detailed , , arithmetic, and random logic • High usable density - 20 x 16 array of320 logic cells provides 15,000 total available gates - 5,000 typically usable "gate array" gates • Available in 84-pin PLCC, 144-pin TQFP, and , typically 2 mA - 16-bit counter operating at 100 MHz consumes 50 mA - Minimum Iol and Ioh of 24 mA • , Robust routing resources - Fully automatic place and route of designs using up to 100 percent of logic ... | OCR Scan |
1 pages, |
84-PIN datasheet abstract |
|
|||
| Abstract: programmable devices to be used with today's fastest CISC and RISC microprocessors. For detailed information , , state machines, arithmetic, and random logic High usable density 36 x 32 array of 1152 logic cells , PQFP and 352pin BGA Fully PCI compliant inputs & outputs Low power, high output drive Standby current typically 2 mA 16bit counter operating at 100 MHz consumes 50 mA Minimum IOL and IOH of 24 mA , resources Fully automatic place and route of designs using up to 100 percent of logic resources No ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract: highdensity programmable devices to be used with today's fastest CISC and RISC microprocessors. For , , state machines, arithmetic, and random logic High usable density 40 x 36 array of 1440 logic cells , PQFP and 352pin BGA Fully PCI compliant inputs & outputs Low power, high output drive Standby current typically 2 mA 16bit counter operating at 100 MHz consumes 50 mA Minimum IOL and IOH of 24 mA , resources Fully automatic place and route of designs using up to 100 percent of logic resources No ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract: highdensity programmable devices to be used with today's fastest CISC and RISC microprocessors. For , for counters, data path, state machines, arithmetic, and random logic High usable density 28 x 24 , gates Available in 144pin TQFP, 208pin PQFP and 256pin BGA Fully PCI compliant inputs & outputs Low , 50 mA Minimum IOL and IOH of 24 mA Flexible logic cell architecture Wide fanin (up to 14 input , D D D D D Fully automatic place and route of designs using up to 100 percent of logic ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract: programmable devices to be used with today's fastest CISC and RISC microprocessors. For detailed information , for counters, data path, state machines, arithmetic, and random logic High usable density 32 x 28 , gates Available in 208pin PQFP, and 352pin BGA Fully PCI compliant inputs & outputs Low power, high , Minimum IOL and IOH of 24 mA Flexible logic cell architecture Wide fanin (up to 14 input gates , D Fully automatic place and route of designs using up to 100 percent of logic resources No ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract: to be used with today's fastest CISC and RISC microprocessors. For detailed information about the , for counters, data path, state machines, arithmetic, and random logic High usable density 16 x 12 , gates Available in 84pin PLCC and 144pin TQFP Fully PCI compliant inputs & outputs Low power, high , Minimum IOL and IOH of 24 mA Flexible logic cell architecture Wide fanin (up to 14 input gates , D D Fully automatic place and route of designs using up to 100 percent of logic resources ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract: highdensity programmable devices to be used with today's fastest CISC and RISC microprocessors. For , for counters, data path, state machines, arithmetic, and random logic High usable density 20 x 16 , gates Available in 84pin PLCC, 144pin TQFP, and 208pin PQFP Fully PCI compliant inputs & outputs Low , 50 mA Minimum IOL and IOH of 24 mA Flexible logic cell architecture Wide fanin (up to 14 input , D D D D D D Fully automatic place and route of designs using up to 100 percent of ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| needs, Toshiba provides a wide range of CISC and RISC microcomputers. The product line includes 32-bit and 64-bit TX System RISCs and also features 4-bit to 32-bit original Toshiba continue to diversify, and devices are becoming more highly integrated. To ensure that your product combines computer and silicon technologies. The COS solution is not simply a combination of hardware extensive services and a line of development systems. This means that all you can devote all your www.datasheetarchive.com/files/toshiba/data/home_copy(1).htm |
Toshiba | 29/01/1999 | 3.29 Kb | HTM | home_copy(1).htm |
| instruction set computing (CISC) and RISC processors. Windows NT Server also supports high The requirements and recommendations in this guide are defined in relation to classes of server systems and components used with the Microsoft Windows NT Server operating system. Windows NT Server is a preemptive, multitasking operating system that includes security and networking . Under Windows NT Server 5.0, new Plug and Play capabilities and OnNow power management capabilities are www.datasheetarchive.com/files/intel/products one/design/servers/desguide/hwdg_h~1/id42_m.htm |
Intel | 03/05/1999 | 6.43 Kb | HTM | id42_m.htm |
| -, 32-, and 64-bit CISC and RISC microprocessors. Tool Features: Next the ANSI X3J11 X3J11 X3J11 X3J11 and ISO/IEC 9899:1900 C Language Standards Validated With the Plum Hall ANSI C Resident and Cross Development (UNIX and PC) Versions Development Platform(s): Windows www.datasheetarchive.com/files/intel/products/design/intarch/devtools/3fc1e_~1.htm |
Intel | 23/10/1996 | 3.96 Kb | HTM | 3fc1e_~1.htm |
| -of-the-art optimization techniques to extract maximum performance from modern 16-, 32-, and 64-bit CISC and RISC that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the further optimized, assembled, and linked into an executable module. Linking and optimizing at the I , resulting in much faster and typically smaller executables. Ultra C/C+ contains a single, non www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd1a1ae.htm |
Intel | 05/02/1999 | 5.32 Kb | HTM | 7bd1a1ae.htm |
| -of-the-art optimization techniques to extract maximum performance from modern 16-, 32-, and 64-bit CISC and RISC that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the further optimized, assembled, and linked into an executable module. Linking and optimizing at the I , resulting in much faster and typically smaller executables. Ultra C/C+ contains a single, non www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd121ae.htm |
Intel | 05/02/1999 | 5.32 Kb | HTM | 7bd121ae.htm |
| -of-the-art optimization techniques to extract maximum performance from modern 16-, 32-, and 64-bit CISC and RISC that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the further optimized, assembled, and linked into an executable module. Linking and optimizing at the I , resulting in much faster and typically smaller executables. Ultra C/C+ contains a single, non www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd1e1ae.htm |
Intel | 05/02/1999 | 5.32 Kb | HTM | 7bd1e1ae.htm |
| -of-the-art optimization techniques to extract maximum performance from modern 16-, 32-, and 64-bit CISC and RISC that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the further optimized, assembled, and linked into an executable module. Linking and optimizing at the I , resulting in much faster and typically smaller executables. Ultra C/C+ contains a single, non www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd161ae.htm |
Intel | 05/02/1999 | 5.32 Kb | HTM | 7bd161ae.htm |
| -of-the-art optimization techniques to extract maximum performance from modern 16-, 32-, and 64-bit CISC and RISC that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the further optimized, assembled, and linked into an executable module. Linking and optimizing at the I , resulting in much faster and typically smaller executables. Ultra C/C+ contains a single, non www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd0e1ae.htm |
Intel | 05/02/1999 | 5.32 Kb | HTM | 7bd0e1ae.htm |
| -, 32-, and 64-bit CISC and RISC microprocessors. Unlike traditional compilers that translate source code into an intermediate code (I-code) format that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User target Intel Architecture microprocessor. This code is further optimized, assembled, and linked into an executable module. Linking and optimizing at the I-code level allows Ultra C/C+ to perform true inter www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd261ae.htm |
Intel | 05/02/1999 | 5.33 Kb | HTM | 7bd261ae.htm |
| -of-the-art optimization techniques to extract maximum performance from modern 16-, 32-, and 64-bit CISC and RISC that is independent of the source language and target microprocessor. The I-code representation of the program can then be linked against C/C+, OS and User libraries to generate an I-code image of the further optimized, assembled, and linked into an executable module. Linking and optimizing at the I , resulting in much faster and typically smaller executables. Ultra C/C+ contains a single, non www.datasheetarchive.com/files/intel/design/intarch/devtools/7bd221ae.htm |
Intel | 05/02/1999 | 5.32 Kb | HTM | 7bd221ae.htm |