NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Direct from the Manufacturer

Part Manufacturer Description PDF Samples Ordering
CD4016BF3A Texas Instruments CMOS Quad Bilateral Switch 14-CDIP -55 to 125 ri Buy
CD4016BF Texas Instruments CMOS Quad Bilateral Switch 14-CDIP -55 to 125 ri Buy
CD4016BPWE4 Texas Instruments CMOS Quad Bilateral Switch 14-TSSOP -55 to 125 ri Buy

CD 4016 PIN DIAGRAM

Catalog Datasheet Results Type PDF Document Tags
Abstract: EA 4016 ELECTRONIC ASSEMBUr BEZEL EA 055 1.1 (0.04) I - 60 (2.36) - ocT o ro 8.2 (0.32) I L ocT CD r 4 J0.16) _6.7 (0.26) T Panel cut-out 57x27 (2.24x1.06) PIN , EA 4016 4 1/2 DIGIT MINI DVM resolutions * LOW POWER * DIGITAL HOLD * SINGLE RAIL VERSION A , ORDERINFORMATION: DVM-MODULE DPM 160 WITH BEZEL EA 055 EA 4016 DVM-MODULE DPM 160-S 160-S WITH BEZEL EA 4016 , Z (N ,- Q ÜJ LU O < Q_ Ü_I CT Cd Q CC Q Q O 0.5 (0.02) 2.54 (0.1) Note that 'Hi' means DGND ... OCR Scan
datasheet

4 pages,
429.95 Kb

DPM 160 CD 4016 PIN DIAGRAM 160-S 4016-S 160-S abstract
datasheet frame
Abstract: for extended periods may affect device reliability. |P D 4016 Block Diagram NEC 7-18 , The |a.PD4016 PD4016 is packaged in a 600-mil-wide standard 24-pin dual-in-line package which is plug-compatible with 16K EPROMS. |jiPD4016 2,048 X 8-BIT STATIC NMOS RAM Revision 3 Pin Configuration , Plug-compatible with 16K 5V EPROMS (600 mil) Low power dissipation in standby mode Available in a standard 24-pin , Supply Active Standby Pin identification Sym bol 1- 8, Description Address Inputs Data Input ... OCR Scan
datasheet

4 pages,
175.26 Kb

UPD4016 4016 static ram D401 PD4016C HPD4016C-5 4016 RAM D4016C RAM pd4016 D4016-2 RAM CD 4016 PIN DIAGRAM nec d4016 D4016C D4016 RAM PD4016 PD4016 PD4016 PD4016 abstract
datasheet frame
Abstract: Gnd. CD54HC4016/3A CD54HC4016/3A CD54HCT CD54HCT 4016/3 A "Fswi) Package Specifications See Section 11, Fig. 10 FUNCTIONAL DIAGRAM (Limits with black dots (·) are tested 100%) - Complete Specification CD 54H CT4016 CT4016 LIM , Leakage Current Quiescent Device Current lo ~ 0 mA Additional Quiescent Device Current per Input Pin: 1 , 43Q2271 43Q2271 DQSbGGT T H A S _ CD54HC4016/3A CD54HC4016/3A CD54HCT CD54HCT 4016/3A INPUT E H A RR IS S E M I C O N D S E , UNITS ns PF Burn-ln Test-Circuit Connections Static CD54HC/HCT CD54HC/HCT 4016 OPEN 1-4,8-11 OPEN - ... OCR Scan
datasheet

2 pages,
139.29 Kb

CD 4016 PIN DIAGRAM CD 4016 ic diagram IC 4016 PIN DIAGRAM pin diagram of ic 4016 datasheet abstract
datasheet frame
Abstract: designed to transmit or multiplex analog or digital signals. It is pin-for-pin compatible with CD 4016, MC 14016, CD 4066 and MC 14066 but has much lower ON resistance than the 4016 type devices. ON resistance , bilateral switches in the TL 4066B 4066B is controlled by its own control input pin. The p-channel and n-channel , connected to the input pin when the switch is ON and to VSS when the switch is OFF. The TL4066B TL4066B is available in 14-lead ceramic and plastic DIP, SOIC, and in die form. PIN CONFIGURATION FEATURES Replaces ... OCR Scan
datasheet

5 pages,
390.62 Kb

TL4066B CD4066 Types CD 4066 MC 4066 CD4066 PIN configuration 4066B CI 4016 MC14066 40668 cd4066 CD4066 PIN DIAGRAM CD 4016 PIN DIAGRAM CD4066 PIN configuration diagram 4066B abstract
datasheet frame
Abstract: back-up Real Time Emulator: BM47214A BM47214A 5- 40-2 2000 - 10-19 TOSHIBA Pin Assignm ents (Top View , R40 (AINO) R41 (Al N1) R42 (AIN2) cd cd cd O L L JO -L Uo o - i ( / >D Z v > mM « - o I | c cX X H y y ^ KOO P23 P22 P21 P20 N.C. VSS P1 3 P1 2 P11 P10 Block Diagram 2 - 2 2 - i r > v o O r - CM (Y> O | Q 2 2 cd cd vo vo hca ca | - - - - cd \^ < < < < < cn ^ i ' * cd « ñ T ir> ir> ir> ir> cd cd cd cd o « -< n cn cd ... OCR Scan
datasheet

9 pages,
432.69 Kb

TMP47C440B TMP47C440BN TMP47C440BF TMP47C440B abstract
datasheet frame
Abstract: the general purpose and 4016 bus pin assignments are shown in table 2-11. P2 pin assignments are , figures 2-1 and 2-2. 2-8 TABLE 2-11. GENERAL PURPOSE AND 4016 P2 BUS PIN ASSIGNMENTS AND COMPARISON PIN 4016 P2 GENERAL PURPOSE P2 PIN 4016 P2 GENERAL PURPOSE P2 PIN 4016 P2 GENERAL PURPOSE P2 1 ADR10 ADR10 ADR 10 , General Purpose P2 Bus Write Cycle.2-14 3-1. Am96/1128 Am96/1128 Block Diagram.3-2 4-1. Am96/1128 Am96/1128 Component Location Am96/1128 Am96/1128 Schematic Sheet 1.4-3 4-3. ... OCR Scan
datasheet

55 pages,
2543.55 Kb

Z8000 u107 CD 4016 PIN DIAGRAM AP-28A AD17 AD10 4016B 16-Bit Microcomputers fc4k Am96/1000 Am96/1000 abstract
datasheet frame
Abstract: Emulator: BM47214A BM47214A TMP47C440B TMP47C440B 5- 40-2 2000 - 10-19 TOSHIBA Pin Assignm ents (Top View) (1 , R40 (AINO) R41 (Al N1) R42 (AIN2) cd cd cd O - i ( / >D Z v > mM « - L L J O - LU o o o I | c cX X H y y ^ KOO P23 P22 P21 P20 N.C. VSS P1 3 P1 2 P11 P10 Block Diagram 2 - 2 2 - i r > v o 2 2 - - O r cd cd CM (Y> O | Q vo vo hca ca | - ... OCR Scan
datasheet

18 pages,
818.07 Kb

CD 4016 PIN DIAGRAM TMP47C440B TMP47C440BN TMP47C440BF TMP47C440B abstract
datasheet frame
Abstract: Mod/Demod 1200 BPS H CD-4049 Hex Inverter I CD-4016 Quad B1 - Lateral Switch J CD-4013 Dual D , power operation while providing single 5 volt operation. Both devices come in a 28 pin OIL pin package , rating at any pin may be reached before the absolute maximum current ol the input is reached. Caution , level shifter is applied to Pin 3 of the XR-2123 XR-2123 or XR-2123A XR-2123A (RXS). The baud carrier recovery is , carrier. This signal is then level-shifted and applied tr Pin 26, SYN. Figure 2 shows the signals after the ... OCR Scan
datasheet

12 pages,
419.94 Kb

CD4013 application XR-2211 application XR2123ACP XR-2208 transistor tt 2206 LM 4741 CD4013 internal diagram cd4013 diagram 7404 hex inverter truth table TT 2206 XR-4741 CD4013 PIN DIAGRAM xr2206 fsk modem datasheet abstract
datasheet frame
Abstract: C4.724: 115,00 [4,528] - 93.57 [3.684] (I.A.) - 102.00 [4.016] , backlight 13.7 8.8 no backlight 9.7 4.8 -II- 1,60 [0,063] /BLOCK DIAGRAM \240 x 64, 1/64 DUTY 4-02.50 , DOCUMENT PART NUMBER REV. PIN CONFIGURATION pin 1 symbol level function 1 vss - ground 2 vdd 5v power , mw luminous l lf=6DmA 120 140 175 cd/m2 color - white - - - nm »ONLY APPLIES TO MODULES WITH ... OCR Scan
datasheet

3 pages,
145.38 Kb

lcd 11904 HA 4016 datasheet abstract
datasheet frame
Abstract: 0.020 co.ooi: 102.00 [4.016] ON C5 •c 10 in m o i/5 , UNCONTROLLED DOCUMENT PIN CONFIGURATION FFC CABLE PIN NO. SYMBOL LEVEL FUNCTION 1 FP - FRAME PULSE 2 LP - , LOWER HALF OF THE SCREEN / PIN CONFIGURATION \ /CCFL CONNECTOR MITSUMlN PIN NO. SYMBOL LEVEL FUNCTION , DATE /BLOCK DIAGRAM \ FP-LP-SCP-DISP -VDD -VSS -VEE -UDO~UD3 -LD0~LD3 - VFL - VFLG - LP- LP.SCP ... OCR Scan
datasheet

4 pages,
219.05 Kb

MD10 M61M73-04 126H abe 433 datasheet abstract
datasheet frame

Datasheet Content (non pdf)

Abstract Saved from Date Saved File Size Type Download
Over 1.1 million files (1986-2014): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer.
 
pin for terminal Q15. Xilinx Answer #6592 : F1.5i Foundation:Btrieve incompatibilty with Macola the CD? Xilinx Answer #6211 : F1.5is2 - macroed.exe Exception:access violation (0xc0000005 Answer #4898 : F1.5, Schematic Editor: Issues involving complex buses; removal of Bus Pin Connection : F1.5 Answers Book: Answers Book must be installed to be used (cannot run from CD) Xilinx Answer : F1.4 Simulator: Simulating FPGA Express Netlist returns Warning 9218: unknown pin name Xilinx Answer
www.datasheetarchive.com/files/xilinx/docs/rp00004/rp00433.htm
Xilinx 29/02/2000 57.81 Kb HTM rp00433.htm
~ ~ * SUBCIRCUIT DEFINITION * 99125 ~ ~ *Missing* 99126 ~ ~ *Msng* 99127 ~ ~ *Node 99128 ~ ~ , Pin 99129 create P/S pin in Part: 99315 ~ ~ Can't create Pad Stack for Vias 99316 ~ ~ Can't create Padstack alignment 99322 ~ ~ Can't create prototype of board frame 99323 ~ ~ Can't create signal pin in Part : 99371 ~ ~ Can't read pin in Part: 99372 ~ ~ Can't rename Page: 99373 ~ ~ Can't renumber entries ~ ~ Finished. 99690 ~ ~ Fir 99691 ~ ~ First pin down orientation 99692 ~ ~ First pin left orientation
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/english/e2klocal.txt
Kaleidoscope 03/06/2005 375.42 Kb TXT e2klocal.txt
~ ~ * SUBCIRCUIT DEFINITION * 99125 ~ ~ *Missing* 99126 ~ ~ *Msng* 99127 ~ ~ *Node 99128 ~ ~ , Pin 99129 create P/S pin in Part: 99315 ~ ~ Can't create Pad Stack for Vias 99316 ~ ~ Can't create Padstack alignment 99322 ~ ~ Can't create prototype of board frame 99323 ~ ~ Can't create signal pin in Part : 99371 ~ ~ Can't read pin in Part: 99372 ~ ~ Can't rename Page: 99373 ~ ~ Can't renumber entries ~ ~ Finished. 99690 ~ ~ Fir 99691 ~ ~ First pin down orientation 99692 ~ ~ First pin left orientation
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/polish/e2klocal.txt
Kaleidoscope 10/05/2004 373.4 Kb TXT e2klocal.txt
~ ~ * SUBCIRCUIT DEFINITION * 99125 ~ ~ *Missing* 99126 ~ ~ *Msng* 99127 ~ ~ *Node 99128 ~ ~ , Pin 99129 create P/S pin in Part: 99315 ~ ~ Can't create Pad Stack for Vias 99316 ~ ~ Can't create Padstack alignment 99322 ~ ~ Can't create prototype of board frame 99323 ~ ~ Can't create signal pin in Part : 99371 ~ ~ Can't read pin in Part: 99372 ~ ~ Can't rename Page: 99373 ~ ~ Can't renumber entries ~ ~ Finished. 99690 ~ ~ Fir 99691 ~ ~ First pin down orientation 99692 ~ ~ First pin left orientation
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/chinese/e2klocal.txt
Kaleidoscope 10/05/2004 373.4 Kb TXT e2klocal.txt
~ ~ * SUBCIRCUIT DEFINITION * 99125 ~ ~ *Missing* 99126 ~ ~ *Msng* 99127 ~ ~ *Node 99128 ~ ~ , Pin 99129 create P/S pin in Part: 99315 ~ ~ Can't create Pad Stack for Vias 99316 ~ ~ Can't create Padstack alignment 99322 ~ ~ Can't create prototype of board frame 99323 ~ ~ Can't create signal pin in Part : 99371 ~ ~ Can't read pin in Part: 99372 ~ ~ Can't rename Page: 99373 ~ ~ Can't renumber entries ~ ~ Finished. 99690 ~ ~ Fir 99691 ~ ~ First pin down orientation 99692 ~ ~ First pin left orientation
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/german/e2klocal.txt
Kaleidoscope 10/05/2004 373.4 Kb TXT e2klocal.txt
or stalls while simulating Xilinx Answer #121 : XC3000/XC4000 XC3000/XC4000 XC3000/XC4000 XC3000/XC4000: Pin sense of internal tristate lca_technology, NULL modelwill be inserted Xilinx Answer #143 : BOUNDARY SCAN/JTAG: XC4000 XC4000 XC4000 XC4000 /INIT pin state 73108 EPLD pin 160 Xilinx Answer #260 : XBLOX 5.x: Implementing DATA_REG in IOB resources Xilinx * constraint with MD0, MD1 pins gives errors 9016, 9034 Xilinx Answer #362 : What is the fastest pin to pin delay? Xilinx Answer #363 : Synthx 5.0 may report ignoring maxclbs option even though it uses
www.datasheetarchive.com/files/xilinx/docs/wcd00000/wcd00072-v1.htm
Xilinx 16/02/1999 433.95 Kb HTM wcd00072-v1.htm
~ ~ Pick Area 10222 ~ ~ Pin Number 10223 ~ ~ Pinout Text: 10224 ~ ~ Predifined by COMDESC text ~ ~ Circuit( 10451 ~ ~ Diagram 10452 ~ ~ PCB Layout 10453 ~ ~ Page( 10454 ~ ~ EDWin XP/2000 XP/2000 XP/2000 XP/2000 10455 ~ ~ Pin assigment invalid 11100 ~ Pinout Text for Tutto Entries invisible ~ Pinout Text for all Entries Simulation Code ~ Select Simulation Code 11168 ~ ~ Orientation of Pins 11169 ~ Aggiungi Entry Names as Pin Name texts ~ Add Entry Names as Pin Name text 11170 ~ ~ Clear Simulation Info: 11171 ~ ~ Next
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/italian/e2klocal.txt
Kaleidoscope 10/05/2004 456.61 Kb TXT e2klocal.txt
Pin ~ Pin Number 10223 ~ Texto Pinout: ~ Pinout Text: 10224 ~ Predefinido por texto COMDESC thick outlines. 10449 ~ ~ Save EDWin project file As . 10450 ~ ~ Circuit( 10451 ~ ~ Diagram Libs (*.EPX)|*.EPX 1199 ~ Asignacion de Pin no valida ~ Pin assigment invalid 11100 ~ Texto Pinout los Pins ~ Orientation of Pins 11169 ~ Agregar Entrada de Nombres como textos de Nombre de Pin ~ Add Entry Names as Pin Name texts 11170 ~ Limpiar Info de Simulacion: ~ Clear Simulation Info: 11171
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/spanish/e2klocal.txt
Kaleidoscope 03/06/2005 548.04 Kb TXT e2klocal.txt
~ , Pin 99129 ~, Symbol: ~ , Symbol: 99130 ~- 한 브랜치내- 존재하" 모" -결장치 ~ - all existing connections -음 ~ Can't create node: 99314 ~"""이스내의 P/S pin 을 생성할 수 -음~ Can't create P/S pin in Part: 99315 -음 ~ Can't create prototype of board frame 99323 ~파트내의 시그날 핀을 생성할 수 -음 ~ Can't create signal pin 핀을 읽을 수 -음 ~ Can't read pin in Part: 99372 ~ 페이지를 새이름으로 만" 수 -음 ~ Can't rename Page: 99373 ~ -"트리 : 99689 ~끝남 ~ Finished. 99690 ~Fir ~ Fir 99691 ~첫번째 핀 아래로 회전 ~ First pin down orientation 99692 ~첫번째
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/korean/e2klocal.txt
Kaleidoscope 23/04/2003 496.34 Kb TXT e2klocal.txt
~ パスワード ~ Password 10221 ~ ピックエリア~ Pick Area 10222 ~ ピン...ンバー~ Pin Number 10223 ~ ピンアウトテキスト ~ ~ Circuit( 10451 ~ ~ Diagram 10452 ~ ~ PCB Layout 10453 ~ ~ Page( 10454 ~ ~ EDWin XP/2000 XP/2000 XP/2000 XP/2000 10455 ~ パッドスタック-イブ-リ (*.EPX)|*.EPX~ Padstacks Libs (*.EPX)|*.EPX 1199 ~ ピンの割り"てが無効です~ Pin assignment invalid 11100 11169 ~ ピンネー'と-てエントリネー''加える~ Add Entry Names as Pin Name texts 11170 ~ シミュレーション...報の削除~ Clear Simulation ~ スペース挿... ( ピン , ピン , nピッチ )~ Insert spacing ( pin , pin , npitch ) 11281 ~ 更-~ Apply 11282 ~ 中-"タップ
www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/country/japanese/e2klocal.txt
Kaleidoscope 29/04/2003 507.34 Kb TXT e2klocal.txt