500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
HM4-6617B/883 Intersil Corporation 2KX8 OTPROM, 105ns, CQCC32 visit Intersil
HM6-6642B/883 Intersil Corporation 512X8 OTPROM, 140ns, CDIP24 visit Intersil
HM6-6617/883 Intersil Corporation 2KX8 OTPROM, 140ns, CDIP24 visit Intersil
HM1-65642B/883 Intersil Corporation 8KX8 STANDARD SRAM, 150ns, CDIP28 visit Intersil
24502BVA Intersil Corporation 1KX4 STANDARD SRAM, 120ns, CDIP18 visit Intersil
CS82C37A Intersil Corporation 4 CHANNEL(S), 8MHz, DMA CONTROLLER, PQCC44 visit Intersil

Bubble Memory

Catalog Datasheet MFG & Type PDF Document Tags

BPK-72 Bubble Memory

Abstract: IMB-72 in te i rauyiMioiMÄW BPK 72A 1MBIT BUBBLE MEMORY PROTOTYPE KIT BPK 72A-1 BPK 72A-4 BPK 72A-5* Assembled and Tested 1MBit Bubble Memory Prototype Kit on 4" x 4" PC Board Complete with Powerfail Data , /286 and Other Microprocessors Software Driver for Bubble Memory Kit Diskette for Intel MDS* System 0 , prototype kit is a completely assembled and tested 1Mbit bubble memory evaluation tool. It is ideal for the design engineer that wants the opportunity to fast evaluate how a bubble memory solu tion improves and
-
OCR Scan

IC AN 7220

Abstract: BPK-72 Bubble Memory ¡n tg l [P^ILORSIOMÀW BPK 70 1MBIT BUBBLE MEMORY SUBSYSTEM BPK 70-1 BPK 70-4 BPK 70-5 0 °C to , Bubble Memory Subsystem Interfaces to Host Microprocessor Via 7220 Bubble Memory Controller Maximum Data , Parallel and Time Multiplexed Contains Bubble Memory and all ICs for Production with 1Mbit Bubble , 48 ms Bubble Memory in 20-pin Leadless Package Using Socket The BPK 70 Bubble Memory Subsystem is a modular building block used to design bubble memory systems. In a complete bubble memory
-
OCR Scan

intel 7110

Abstract: MAGNETICA iny A PRIMER ON MAGNETIC BUBBLE MEMORY Magnetic bubble memory is a solid-state technology with , computers. Yet m any potential users remain unsure of the nature of a bubble memory. This primer is intended to introduce these users to the technology. What a Magnetic Bubble Memory Is A magnetic bubble , created from electrical signals by a bubble generator within the memory, and reconverted to electrical , medium, whereas in the magnetic bubble memory the medium is stationary and the bits move. Advantages
-
OCR Scan

bubble memory

Abstract: intel 7114 bubble intef BPK 5V75 4MBIT BUBBLE MEMORY PROTOTYPE KIT BPK 5V75-4 Assembled and Tested 4M B it Bubble , Microprocessors Software Driver for Bubble Memory Kit on Diskette for Intel Micro com puter Developm ent System , the o p p o rtu n ity to q u ickly evaluate how a bubble memory so lu tio n im proves and adds value , Bubble Memory Kit s o ft ware driver is also included on a d iske tte for the Intel M icrocom puter , kit are described in more detail on the BPK 5V74 Bubble Memory Subsystem data sheet. The Bubble Mem
-
OCR Scan
bubble memory intel 7114 bubble 7224 intel 8080 memory bubble

IC 7430

Abstract: interfacing of 8257 devices with 8085 Bubble Memory is quickly emerging as the preferred high density storage medium for a variety of microprocessor applications. Considering their size and reliability, Bubble Memory allows the designer to utilize , non-volatility. In addition to a one megabit Bubble Memory, Intel magnetics also manufactures a complete family of integratedsuppcirt circuits that simplify the task of designing with Bubble Memory. The family of , Memory Controller (BMC). The remaining support circuits are controlled by the Bubble Memory Controller
-
OCR Scan
IC 7430 interfacing of 8257 devices with 8085 IC-7430 BPK-72 Bubble Memory 7430E BPK72 AP-150 IMB-72

dma 8257

Abstract: BPK-72 Bubble Memory Mem/ech 7220 CONTROLLER FOR 1 MBIT BPK 70 AZ BUBBLE MEMORY SUBSYSTEM 7220-1 0°C To 75 , Subsystems The 7220 is a complete 1 Mbit Bubble Memory Controller (BMC) that provides the interface between the microprocessor host and the 1 Mbit Bubble Memory Subsystem. All communication between the host processor and the bubble memory is performed through the controller. The BMC interfaces easily to any Intel , memory software driver to integrate the bubble memory into his system. This interfacing with the BMC is
-
OCR Scan
70AZ-1 70AZ-5 dma 8257 IC AN 7220 Memtech BPK-70

VMOS Transistor

Abstract: block diagram of intel 8255 chip Reset for Maximum Protection of Bubble Memory â  TTL Compatible Inputs Only One Power Supply Required , Bubble Memory Controller (BMC) and directly drives either Quad VMOS transistor packs or Quad Bipolar transistor packs which are connected to the coils of the bubble memory. The 7250 is a high voltage, high , STOHAGESUBSViiTEM J ADDITIONAL BPK70'S Block Diagram of Single Bubble Memory Sy stem â'" 128K Bytes 3-41 7250 , inactive so that bubble memory is protected in the event of power supply failure. X + IN, .X-.IN (Pins 3,4
-
OCR Scan
VMOS Transistor block diagram of intel 8255 chip vmos intel 8085 INTEL 7250 CPU12 AFN-01359A 16-LEAD

intel 8284A clock generator

Abstract: BPK-70 . 6-192 AP-164 MEMORY ACTIVITY LEVELS AND POWER DISSIPATION The bubble m em ory already reduces , bubble m em ory arid its support ICs. Figure 1. Bubble Memory System Block Diagram AP-164 Table 1. Bubble Memory Power Requirements Configuration BPK70 1 2 Capacity (Bytes) 128K 256K Power iWatts , DUTY C Y C L E B U B B L E IS A C TIVE Figure 2. A Comparison of Bubble Memory Activity to the Amount of Average Power Dissipated by the Bubble Memory System The lowest value on each plot is the
-
OCR Scan
intel 8284A clock generator 74SC245 P-164

intel 7114 bubble

Abstract: IN75463 O M F Ü K ß f lÄ T T O Ü K I BPK 5V74 4MBIT BUBBLE MEMORY SUBSYSTEM BPK 5V74-4 10°C To 55°C 4 Mbit (512K Bytes) Non-Volatile, Solid-state, Read/Write Bubble Memory Subsystem Interfaces to Host Microprocessor Via Additional Bubble Memory Controller Contains Bubble Memory and ICs for Production with 4Mbit Bubble Memory Modularity Provides Expansion Up to Eight Subsystems Per Controller Maximum Data , Parallel and Time Multiplexed Average Random Access Time of 88 ms Bubble Memory in Leaded Package
-
OCR Scan
IN75463 TA 7264 intel 7234 7234 bubble intel 7244 md7220

intel 7110

Abstract: vmos fet Memories. Two 7254 packages are required for each bubble memory device. In atypical application D1 and D4 of a 7254 would be connected to an X input of the bubble memory and D2and D3 would be connected to a , ¡ °3 TO 8080 8085 O 7220 BUBBLE MEMORY CONTROLLER (BMC) A Vi rV 7242 FORMATTER/ SENSE AMP (FSA , 7110 ONE MEGABIT BUBBLE MEMORY UNIT IMBM) BPK70 BUBBLE STORAGE SUBSYSTEM | TO ADDITIONAL Block Diagram of Single Bubble Memory System â'" 128K Bytes 3-45 7254 ABSOLUTE MAXIMUM RATINGS* Temperature
-
OCR Scan
intel 7110 vmos fet INTEL 7254 intel 7110 bubble vmos to DIODE S4 3a HP21SA

STR S 6307

Abstract: str 6307 7224 CONTROLLER FOR 4MBIT BPK 5V74 BUBBLE MEMORY SUBSYSTEM Provides Interface between Host Microprocessor and 4 Mbit Bubble Memory Subsystems Interlaces to 8080/85/86/88/186/286 and Other Standard Microprocessors Controls up to Eight Bubble Memory Subsystems 18 Easy-to-Use Commands . Three Modes of Data , is a complete 4 Mbit Bubble Memory Controller (BMC) that provides the interface between the microprocessor host and the 4 Mbit Bubble Memory Subsystem. All communication between the host processor and the
-
OCR Scan
STR S 6307 str 6307 uP 6308 AD STR 6309 uP 6308 AP STR 6307 POWER

Bubble Memory

Abstract: TA 7230 P Current Sink Outputs Designed to Directly Drive Bubble Memory â  Direct Interface to Bubble Memory , and Bootswap pulses. The high current sinking outputs directly drive the bubble memory. It also directly interfaces to the Intel Magnetics Bubble Memory Controller (7220) and Formatter/Sense amplifier , Block Diagram of Single Bubble Memory System â'" 128K Bytes 3-26 7230 LOGIC DIAGRAM PIN DESCRIPTION , bubble memory. GEN.B (Pin 19) An output providing the current pulse for writing data into the "B" quads
-
OCR Scan
S6590 TA 7230 P Intel BUBBLE 7230 INTEL 7230 intel 8088 memory AFN-01357A

bubble memory

Abstract: bubble memories ZWÃ" National ÉLÃ' Semiconductor Magnetic Bubble Memories PREVIEW DS3615 Bubble Memory Function Driver General Description The DS3615 is a function driver that converts digital TTL level pulses generated by a timing circuit into the current pulses required by National's NBM2256 256K-bit magnetic bubble memory. TheOS3615 consists of input logic gates that are TTL compatible, a D flip-flop, a , driving the swap gate, generator element, map gate, and replicator gate of the magnetic bubble memory
-
OCR Scan
bubble memories magnetic bubble memories 256K- OS3615

bubble memory

Abstract: NBC82851256k-Bit Bubble Memory Controller ic i Semiconductor National p r e l im in a r y NBC82851256k-Bit Bubble Memory Controller General Description The NBC82851 is a dedicated bubble memory controller designed fo r use w ith N ational S em icon ducto r's NBM2256 256k-bit m agnetic bubble memory , controller and the bubble memory devices. The NBC82851 controller provides all signal tim ing necessary to drive 1, 2, 4 or 8 bubble memory modules. Start-up and power-down sequencing insures data integ rity
-
OCR Scan
NBC82851256 NBC82853 NBC82851N

SBX-251C

Abstract: BPK72 new, comprehensive power-fail circuit that is incorporated into all Intel Bubble Board Memory pro ducts: BPK 72 Bubble Memory Prototype Kit, iSBXTM 251 M ULTIMODULETM board, and the iSBC® 254 MULTIBUS® compatible board. The use of this circuit also is recommended for all customer-designed bubble memory boards , Appendix B. Bubble Memory Operation and the Powerfail Function The power-fail circuitry, is partially , essential feature o f the bubble memory (MBM) is non-volatile data storage. This non-volatility results from
-
OCR Scan
SBX-251C sbx-251 sbx251 Ultimodule AP-127

intel 8259 programmable interrupt controller

Abstract: TCDF 1900 mêm7ëch 7225 CONTROLLER FOR 4-MEGABIT BPK 74 BUBBLE MEMORY SUBSYSTEM D7225-1 0°C to + 70 , -Megabit Bubble Memory Subsystems Interfaces to Intel 80 Series and Other Standard Microprocessors and MicroControllers Controls up to Eight Bubble Memory Subsystems 128 Byte FIFO for Data Buffering Three Modes of , -Megabit Bubble Memory Subsystem. All communication between the host processor and the bubble memory is performed , . The design engineer writes a bubble memory software driver to integrate the bubble memory into his
-
OCR Scan
D7225-6 intel 8259 programmable interrupt controller TCDF 1900 d7225 7225 bubble kz3C SA/1187/5K/RJ/DT

ic cd 6283 diagram

Abstract: LT 7220 M i n y IÎL ÎM ÎM W 7220 CONTROLLER FOR 1MBIT BPK 70A BUBBLE MEMORY SUBSYSTEM 7220-1 , (or BPK70-1, -4) Controls up to Four BPK 70A-5 Bubble Memory Subsystems or BPK70-5 0* To 75®C 10-C To , Memory Controller (BMC) that provides the Interface between the microprocessor host and the 1 Mbit Bubble Memory Subsystem. All communication between the host processor and the bubble memory is performed through , write operation is initiated. The design engineer writes a bubble memory software driver to integrate
-
OCR Scan
ic cd 6283 diagram LT 7220 cd 6283 ic circuit diagram E7250 Y7220 IC cd 6283 cs MD7250-MD7230

Bubble Memory

Abstract: motorola sc42 ® SC42468 Advance Information GENERAL DESCRIPTION THE SC42468 Bubble Memory Coil Pre-driver , coils of a magnetic bubble memory device. The coil currents are switched through bridge configurations , to the coil pre-driver from the bubble memory controller. The Coil Pre-driver also contains under-volt-age sensing circuits for the two bubble memory system power supply voltages. These circuits provide an , for Multiple-Bubble Systems ABSOLUTE MAXIMUM RATINGS* BUBBLE MEMORY COIL PREDRIVER Characteristic
-
OCR Scan
motorola sc42

signal detection circuit "peak hold" constant vol

Abstract: dual Differential Magnetoresistive (g) MC34044 Advance Information GENERAL DESCRIPTION The MC34044 Bubble Memory Sense , output signal of a magnetic bubble memory device. Peak-to-peak sensing is performed within a selected , BUBBLE MEMORY SENSE AMPLIFIER FIGURE 1 â'" BUBBLE MEMORY SENSE AMPLIFIER FUNCTIONAL DIAGRAM ln+ o In - , magnetic bubble within the memory device utilizes the magnetoresistive effect whereby a bubble passing , required for extended-temperature operation of the magnetic bubble memory. A differential amplifier across
-
OCR Scan
signal detection circuit "peak hold" constant vol dual Differential Magnetoresistive memory device sense amplifier C34044

motorola bubble memory controller

Abstract: MC34047 ® Advance Information GENERAL DESCRIPTION The SC42584 and SC42585 Bubble Memory controllers , between a Magnetic Bubble Memory IMBM) subsystem and the user system, including data and map loop read and write, redundant loop management, error correction, and all bubble memory timing. The SC42584 and , spacing. FEATURES â'¢ Single-Chip Integrated Circuit â'¢ Generation of All Bubble Memory Timing Signals , BUBBLE MEMORY CONTROLLERS Characteristics Value Unit Ambient temperature with power applied Commercial
-
OCR Scan
MBM2256 motorola bubble memory controller MC34047 MC34046 L100 SZXZ MBM2011
Showing first 20 results.