NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: B-3 IR2101 IR2101 Functional Block Diagram VB Q HV LEVEL SHIFT HIN PULSE FILTER R HO , Connection up to 600V VCC VCC VB HIN HIN HO LIN LIN VS COM LO TO LOAD , Offset Voltage VB - 25 VB + 0.3 VHO High Side Floating Output Voltage VS - 0.3 VB + 0.3 , VCC + 0.3 VIN Logic Input Voltage (HIN & LIN) -0.3 Units VCC + 0.3 dVs/dt , Parameter Definition Value Min. Max. VB High Side Floating Supply Absolute Voltage VS + 10 ... | Original |
6 pages, |
MP150 IR2101S IR2101 AN B3 ho transistor IR2101 ir2101 datasheet IR2101 abstract |
|
|||
| Abstract: which operates up to 600 volts. Typical Connection up to 600V VCC VCC VB HIN HIN HO , Offset Voltage VB - 25 VB + 0.3 VHO High Side Floating Output Voltage VS - 0.3 VB + 0.3 , VCC + 0.3 VIN Logic Input Voltage (HIN & LIN) -0.3 Units VCC + 0.3 dVs/dt , Parameter Definition Value Min. Max. VB High Side Floating Supply Absolute Voltage VS + 10 VS + 20 VS High Side Floating Supply Offset Voltage Note 1 600 VHO High Side ... | Original |
6 pages, |
MP150 IR2101S IR2101 AN IR2101 ir2101 datasheet datasheet abstract |
|
|||
| Abstract: ) RDOy 14 Read Data Output (differential x-y) OWx 15 Inductive Write head connection for the head HO (differential x-y) OWy 16 Inductive Write head connection for the head HO (differential x-y) ORx 17 MR Read head connection for the head HO (differential x-y) OGND 18 Specific ground connection for the head HO ORy 19 MR Read head connection for the head HO (differential x-y) 1 Wx 20 Inductive Write head , interface according to the following formula: lMR = 0.5x^x (10 + 16d4 + 8d3 + 4d2 + 2d1 +d0) ext (in mA ... | OCR Scan |
18 pages, |
TDA5152X MAGNETIC HEAD read amplifier HDD Preamplifier Pre amplifier hdd MAGNETIC HEAD impedance hard disk head preamp TDA5152 TDA5152 abstract |
|
|||
| Abstract: fl, Å" 10 15 x ft> + vsÅ" 11 14 x +i/L q12Å" 12 13 x Q22 IEP00898 IEP00898 Figure 1 Pin Configuration (top , supply with 5 V or connect to + Vs across a series resistor. A Z-diode of approx. 7 V is integrated. In , Ground current ^GND -2 2 A - Logic inputs -6 VL + V /xx ; Phase 1, 2; 0.3 Inhibit /?1, R2, oscillator input voltage ^RX, -0.3 yL + V - ^osc 0.3 Junction temperature Ti - 125 °C - - 150 °C , Condition min. typ. max. Current Consumption from + Vs 's - 0.2 0.5 mA ^nh = L from + Vg Is - ... | OCR Scan |
23 pages, |
TLE 4726 G D22 diode marking code diode 5dt IED01655 IED01656 IED01657 IEP00898 Q67006-A9297 100nf electrolytic Capacitor 0201 SIEMENS tle 420 datasheet abstract |
|
|||
| Abstract: SPORT 20 P51 33 IHOLD 46 B1 59 A2 8 VSS 21 P52 34 SF 47 82 60 A3 9 DPORT 22 P53 35 P10 48 B3 61 A4 10 , control instruction [MOV A, Pj. I/O (INPUT) 3-bit I/O port with latch. Ho|d request / release signal , "S ì , S 3 OUTPUT Internal clock output B3 - 80 Internal bus data output DCY Internal operation , INPUT Reset signal input VDD Power Supply + 5V VSS 0V (GND) 090290 7-54 TOSHIBA TMP42C00 TMP42C00 INPUT , input with a pull-up resistor {>H 150kii (b) For input with a pull-down transistor â- lOkiJ t> ... | OCR Scan |
6 pages, |
TMP42C00Y TLCS-42 TMP42C00 42C00 PGA64 TMP42C00 abstract |
|
|||
| Abstract: color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that uses amorphous silicon , points(1, 3, 5, 7, 9) Gmax(n) CR(n) = ( n = Measuring Point ) Gmin(n) CR(1) + CR(3) + CR(5) + CR(7) + CR(9) CR = 5 1 , POINTS : 3 , 5 , 7 , 9 at FIGURE OF NOTE 4 , ) 512 768 VIEW AREA 9 7 YL1 + YL3 + YL5 + YL7 + YL9 384 5 Y L,AVE = 5 192 3 , ) Negative PIN #48 6 R1IN0 + Odd Receiver Signal (+) Positive PIN #47 7 R1IN1 - ... | Original |
21 pages, |
samsung sic- inverter 2SK1339 DF14A-20S-1 DS90CF384 hp g61 lcd block diagram 2SK1059 power supply samsung tv samsung lcd inverter circuit LT133XM-101 lt133xm LT133XM-101 abstract |
|
|||
| Abstract: Storage Temperature Range Tste -55-125 °C 2.1 ±0.1 1.25±0.1 , . n 3 2 -ES oo + I I HO Ã-O + I 1. , TOSHIBA 2SA1586 2SA1586 TOSHIBA TRANSISTOR SILICON PNP EPITAXIAL TYPE (PCT PROCESS) 2 S A1586 A1586 AUDIO FREQUENCY GENERAL PURPOSE AMPLIFIER APPLICATIONS. • High Voltage and High current : VceO=-50V, IC=-150mA(Max.) • Excellent hpE Linearity : hFE (Ic = - 0.1mA) / hFE (Iq = - 2mA) = 0.95 (Typ.) High hps : hFE , H H m J -0.1 -0.3 -1 -3 -10 -30 -100 COLLECTOR CURRENT Iq (mA) VBE(sat) - IC -0.5 -0.3 ... | OCR Scan |
2 pages, |
marking IAY A1586 2SC4116 2SA1586 2SA158 2SA1586 abstract |
|
|||
| Abstract: 1MBH60-090 1MBH60-090 ^±IGBT IGBT INSULATED GATE BIPOLAR TRANSISTOR : Outline Drawings â- Features • , m & su m. s T, + 150 « # ìa m Ts« -40-+ 150 °c •tlfltt^iÈ : Electrical , , VGE = 0V, f -1MHz 2600 pF z 4 y f- y r Â¥t tÈ tf Vcc - 200V, Ic -60A, Vce = + 15V Rg = 80, Rl , 500 0 20 A0 60 BO 100 120 HO te^&m Tj (°C) Gate Threshold Voltage vs Junction Temperature 100 â- h , lc (A) Typical Transconductances lcXG.9- lc ICX0.1 f vcc vgex0.1-j£- n / B-3 - /3Ë ... | OCR Scan |
4 pages, |
T930 T810 T760 T151 P460 induction heater 090 H60-090 1MBH60-090 1MBH60-090 abstract |
|
|||
| Abstract: detection circuit - Deadlock clear circuit • Built-in MOS transistor for forming an ai filter • I/O ports , , CL, Di -0.3 to +7.0 V V|n2 max XIN, FMIN, AMIN, IFIN -0.3 to VD0 + 0.3 V V|n3 max I01,102 -0.3 to +15 V Maximum output voltage Vq1 max DO -0.3 to +7.0 V V02max XOUT, PD -0.3 to Vdd + 0.3 V Vo3max , following a power-on reset. -a 101 102 8 10 I/O port // • HO dual-use pins • The direction (input or , Fu^tiohv BO 81 B2 B3 AO A1 AZ A3 1 IN1 (82) 0 0 0 1 0 1 0 0 • Control data input mode (serial data ... | OCR Scan |
23 pages, |
LC72132M LC72132 gt-c-fc GTO catalog EN5112 72132M EN5112 abstract |
|
|||
| Abstract: Transistor) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching devices. this model , O'clock direction H = 90o x' R =90o Note 2) Definition of Contrast Ratio (CR) : CR1 + CR2 + CR3 + CR4 + CR5 CR = 5 POINTS : 4 , 5 , 7 , 9 , 10 at FIGURE OF NOTE 7 , AREA 5 YL4 + YL5 + YL7 + YL9 + YL10 Y L,AVE = 4 384 3 5 2 192 1 576 , Odd Receiver Signal(-) Negative PIN # 41 6 R1IN 0+ Odd Receiver Signal(+) Positive ... | Original |
25 pages, |
SIC-130 SEMCO flow FI-SE20M 2SK1399 2SK1059 FI-SEB-20P-HF lt133x1 LT133X1-106 datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| ) 83H 82H D0H 1) 81H B1H B1H 00H 00H 00H 00H 00H 07H 101X0XXXB 101X0XXXB 101X0XXXB 101X0XXXB 3) 101X0XX0B 3) Interrupt System IE IP Interrupt Enable Register Interrupt Priority Register A8H1) B8H 1) 00H X0000000B 3) Ports P0 P1 P2 P3 Port Enable Register SSC Mode Test Register E8H 1) E9H EAH F8H 1) F9H EBH 07H XXH 3) XXH 3) XXXXXX00B 3) XXXXXX00B 3) 00H USART PCON 2) SBUF SCON Power Control Register Serial Channel Buffer Register Serial Channel 1 Control Register 87H 99H 98H 1) 0XXX0000B 3) XXH 3) 00H Timer 0 / Timer 1 TCON TMOD TL0 TL1 TH0 www.datasheetarchive.com/files/infineon/mc_data/dave/products/c513.dip!/c513/documents/d511513.pdf |
Infineon | 01/02/2000 | 4703.2 Kb | DIP | c513.dip |
| ) 83H 82H D0H 1) 81H B1H B1H 00H 00H 00H 00H 00H 07H 101X0XXXB 101X0XXXB 101X0XXXB 101X0XXXB 3) 101X0XX0B 3) Interrupt System IE IP Interrupt Enable Register Interrupt Priority Register A8H1) B8H 1) 00H X0000000B 3) Ports P0 P1 P2 P3 Port Enable Register SSC Mode Test Register E8H 1) E9H EAH F8H 1) F9H EBH 07H XXH 3) XXH 3) XXXXXX00B 3) XXXXXX00B 3) 00H USART PCON 2) SBUF SCON Power Control Register Serial Channel Buffer Register Serial Channel 1 Control Register 87H 99H 98H 1) 0XXX0000B 3) XXH 3) 00H Timer 0 / Timer 1 TCON TMOD TL0 TL1 TH0 www.datasheetarchive.com/files/infineon/mc_data/dave/products/c513a.dip!/c513a/documents/d511513.pdf |
Infineon | 01/02/2000 | 4970.22 Kb | DIP | c513a.dip |
| ) 83H 82H D0H 1) 81H B1H B1H 00H 00H 00H 00H 00H 07H 101X0XXXB 101X0XXXB 101X0XXXB 101X0XXXB 3) 101X0XX0B 3) Interrupt System IE IP Interrupt Enable Register Interrupt Priority Register A8H1) B8H 1) 00H X0000000B 3) Ports P0 P1 P2 P3 Port Enable Register SSC Mode Test Register E8H 1) E9H EAH F8H 1) F9H EBH 07H XXH 3) XXH 3) XXXXXX00B 3) XXXXXX00B 3) 00H USART PCON 2) SBUF SCON Power Control Register Serial Channel Buffer Register Serial Channel 1 Control Register 87H 99H 98H 1) 0XXX0000B 3) XXH 3) 00H Timer 0 / Timer 1 TCON TMOD TL0 TL1 TH0 www.datasheetarchive.com/files/infineon/mc_data/dave/products/c511.dip!/c511/documents/d511513.pdf |
Infineon | 21/09/2004 | 4185.05 Kb | DIP | c511.dip |
| ) 83H 82H D0H 1) 81H B1H B1H 00H 00H 00H 00H 00H 07H 101X0XXXB 101X0XXXB 101X0XXXB 101X0XXXB 3) 101X0XX0B 3) Interrupt System IE IP Interrupt Enable Register Interrupt Priority Register A8H1) B8H 1) 00H X0000000B 3) Ports P0 P1 P2 P3 Port Enable Register SSC Mode Test Register E8H 1) E9H EAH F8H 1) F9H EBH 07H XXH 3) XXH 3) XXXXXX00B 3) XXXXXX00B 3) 00H USART PCON 2) SBUF SCON Power Control Register Serial Channel Buffer Register Serial Channel 1 Control Register 87H 99H 98H 1) 0XXX0000B 3) XXH 3) 00H Timer 0 / Timer 1 TCON TMOD TL0 TL1 TH0 www.datasheetarchive.com/files/infineon/mc_data/dave/products/c511a.dip!/c511a/documents/d511513.pdf |
Infineon | 21/09/2004 | 4191.49 Kb | DIP | c511a.dip |
| 1) 83H 82H D0H 1) 81H B1H FCH FDH FEH 00H 00H 00H 00H 00H 07H XX10XXX0B 3) C5H - - Interrupt System IE IP Interrupt Enable Register Interrupt Priority Register A8H1) B8H1) 00H X0000000B 3) Ports P0 P1 Mode Test Register E8H1) E9H EAH F8H1) F9H EBH 07H XXH3) XXH3) XXXXXX00B3) XXXXXX00B3) 00H Timer 0 , Low Byte Timer 2 High Byte Timer 2 Low Byte C8H 1) C9H CBH CAH CDH CCH 00H XXXXXXX0B 3) 00H 00H 00H 00 XXXX0000B 3) 00H Power Save Mode PCON 2) PCON1 4) Power Control Register Power Control Register 1 87H www.datasheetarchive.com/files/infineon/mc_data/dave/products/c513ao.dip!/c513ao/documents/d513ao.pdf |
Infineon | 06/06/2000 | 4652.44 Kb | DIP | c513ao.dip |
| = RESET 1 of 8 latches Master Timing Diagram HCC/HCF4099B 3/14 STATIC ELECTRICAL CHARACTERISTICS (over Dissipation (per package) Dissipation per Output Transistor for T o p = Full Package-temperature Range 200 100 Data to Write Disable (6) 5 100 50 ns 10 50 25 15 35 20 t ho ld Hold Time Data to Write Disable (7) 5 www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2072-v1.htm |
STMicroelectronics | 02/04/1999 | 9.83 Kb | HTM | 2072-v1.htm |
| 'T CARE HCC/HCF4031B 3/12 STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Test ) + 10 mA P tot Total Power Dissipation (per package) Dissipation per Output Transistor for T o p = Full Time 5 30 60 ns 10 15 30 15 10 20 t ho ld Data Hold Time 5 30 60 ns 10 15 30 15 10 20 t W Clock Pulse www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2042-v2.htm |
STMicroelectronics | 14/06/1999 | 10.72 Kb | HTM | 2042-v2.htm |
| - \ - 1 X - / - NC 1 = HIGH LEVEL 0 = LOW LEVEL NC = NO CHANGE X = DON'T CARE HCC/HCF4031B 3 Dissipation (per package) Dissipation per Output Transistor for T o p = Full Package-temperature Range 20 t ho ld Data Hold Time 5 30 60 ns 10 15 30 15 10 20 t W Clock Pulse Width 5 120 240 ns www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2042.htm |
STMicroelectronics | 20/10/2000 | 13.25 Kb | HTM | 2042.htm |
| Dissipation (per package) Dissipation per Output Transistor for T o p = Full Package-temperature Range - \ - 1 X - / - NC 1 = HIGH LEVEL 0 = LOW LEVEL NC = NO CHANGE X = DON'T CARE HCC/HCF4031B 3/12 STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Test Conditions 20 40 t setup Data Setup Time 5 30 60 ns 10 15 30 15 10 20 t ho ld Data Hold Time 5 www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2042-v3.htm |
STMicroelectronics | 25/05/2000 | 12.58 Kb | HTM | 2042-v3.htm |
| = WRITE DISABLE R = RESET 1 of 8 latches Master Timing Diagram HCC/HCF4099B 3/14 STATIC Dissipation (per package) Dissipation per Output Transistor for T o p = Full Package-temperature Range 10 50 25 15 35 20 t ho ld Hold Time Data to Write Disable (7) 5 150 75 ns 10 75 40 www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2072-v3.htm |
STMicroelectronics | 25/05/2000 | 11.64 Kb | HTM | 2072-v3.htm |