500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : ATR0635-7KQY 88 Supplier : Microchip Technology Manufacturer : Newark element14 Stock : - Best Price : - Price Each : -
Shipping cost not included. Currency conversions are estimated. 

ATR0635 Datasheet

Part Manufacturer Description PDF Type
ATR0635 Atmel ANTARIS 4 Single-chip GPS Receiver SuperSense Original
ATR0635-7KQY Atmel ANTARIS 4 Single-chip GPS Receiver SuperSense Original
ATR0635-DK1 Atmel ANTARIS 4 Single-chip GPS Receiver SuperSense Original
ATR0635-EK1 Atmel ANTARIS 4 Single-chip GPS Receiver SuperSense Original

ATR0635

Catalog Datasheet MFG & Type PDF Document Tags

150 MHz SAW FILTER

Abstract: ATR0635 pin P16/NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635. The ATR0635's , supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture consists of two main buses, the , initialized properly if VDD18 is supplied first to the ATR0635. If VBAT is applied first, the current , ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 · · · · · · · · Benefits · · · · · · · , ) Excellent Noise Performance 4928G­GPS­09/07 1. Description The ATR0635 is a low-power, single-chip
Atmel
Original
150 MHz SAW FILTER

LDO18

Abstract: ATR0635-EK1 pin P16/NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635. The ATR0635's , supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture consists of two main buses, the , initialized properly if VDD18 is supplied first to the ATR0635. If VBAT is applied first, the current , ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 · · · · · · · · Benefits · · · · · · · , ) Excellent Noise Performance 4928F­GPS­06/07 1. Description The ATR0635 is a low-power, single-chip
Atmel
Original
LDO18 ANTARIS protocol specification

ATR0610

Abstract: gps cellular "vehicle tracking" -atmel /NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635. The ATR0635's 32-bit RISC , Emulation debug interface is supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture , first to the ATR0635. If VBAT is applied first, the current consumption of the RTC and backup SRAM is , mm Pitch, Pb-free, RoHS-compliant ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 , ATR0635 is a low-power, single-chip GPS receiver, especially designed to meet the requirements of mobile
Atmel
Original
ATR0610 gps cellular "vehicle tracking" -atmel smd marking e5 rf 4928H

GPS tcxo

Abstract: USART2 pin P16/NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635. The ATR0635's , supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture consists of two main buses, the , initialized properly if VDD18 is supplied first to the ATR0635. If VBAT is applied first, the current , ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 · · · · · · · · Benefits · · · · · · · , ) Excellent Noise Performance 4928D­GPS­01/07 1. Description The ATR0635 is a low-power, single-chip
Atmel
Original
GPS tcxo USART2
Abstract: Emulation debug interface is supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture , serial EEPROM. The pin P16/NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635. The ATR0635â'™s 32-bit RISC processor accesses the external memory via SPI (serial peripheral , '"GPSâ'"06/08 The RTC section will be initialized properly if VDD18 is supplied first to the ATR0635. If VBAT , , Pb-free, RoHS-compliant ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 Benefits â'¢ â Atmel
Original

marking P12

Abstract: smd marking e5 rf the ATR0635. The ATR0635's 32-bit RISC processor accesses the external memory via SPI (serial , Emulation debug interface is supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture , The RTC section will be initialized properly if VDD18 is supplied first to the ATR0635. If VBAT is , mm Pitch, Pb-free, RoHS-compliant ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 , ATR0635 is a low-power, single-chip GPS receiver, especially designed to meet the requirements of mobile
Atmel
Original
marking P12 smd transistor p16 29 Marking P18 4928B

gps cellular "vehicle tracking" -atmel

Abstract: ATR0635 /NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635. The ATR0635's 32-bit RISC , Emulation debug interface is supported via the JTAG/ICE port of the ATR0635. The ATR0635 architecture , first to the ATR0635. If VBAT is applied first, the current consumption of the RTC and backup SRAM is , mm Pitch, Pb-free, RoHS-compliant ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635 , ATR0635 is a low-power, single-chip GPS receiver, especially designed to meet the requirements of mobile
Atmel
Original
4928C gps cellular "vehicle tracking"

str450

Abstract: STR4500 Antaris4 single-chip GPS receiver ATR0635 with SuperSense ROM software has been compared to a competitor , ATR0635 and ATR0610 LNA, DuT2 = GPS module with competitor's GPS receiver and discrete LNA) DuT 1 STR , : Perform cold start and measure TTFF The results are shown in Figure 2. As can be seen, for the ATR0635 , ATR0635, the industry-leading datasheet value of ­159 dBm could not be reproduced, but a 2-dB lower , Sensitivities Between the ATR0635 and Competitor's GPS Receiver Atmel ATR0635 Competitor's GPS Receiver
Atmel
Original
STR4500 str450 UBLOX passive RF splitter car GPS cold amplifier

ATR0635

Abstract: ATR0621 ATR0621/ATR0622/ATR0625/ATR0630/ATR0635 GPS Chipset ANTARIS4 1. Description This application note describes the characteristics of configurable pull-up and pull-down resistors at specific I/O pins. 2. Scope GPS Chipset ANTARIS4 Application Note There are specific I/O Pins at ATR0621, ATR0622, ATR0625, ATR0630 and ATR0635, which have configurable pull-up (to VDDIO) and pull-down (to VSS) resistors. This applies to the following pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23
Atmel
Original
ATR0621/ATR0622/ATR0625/ATR0630/ATR0635

neo-4s-0-000

Abstract: ATR0635 Single Chip GPS ATR0610 UART ATR0635 VCC_RF Power Control ROM Code VCC V_BAT GND
u-blox
Original
neo-4s-0-000 NEO Ublox AEK-4H 7447 chip UBLOX 4s gps chips G4-MS4-06087

AC-1513

Abstract: locosys 1513 GPS antenna Reset IC LDO DC block Atmel Antaris 4 ATR0635 SAW © 2006 LOCOSYS Technology , GPS receiver Chip Atmel ANTARISTM 4, ATR0635 Frequency L1 1575.42MHz, C/A code Channels
LOCOSYS Technology
Original
AC-1513 locosys 1513 ferrite lf tx antenna smd transistor 3d smd transistor txa locosys ac-1513

LS20061

Abstract: LS20063 Atmel ANTARISTM 4, ATR0635 Frequency L1 1575.42MHz, C/A code Channels 16 Update rate 1
LOCOSYS Technology
Original
LS20060 LS20061 LS20062 LS20063 ATMel 046 DR 0183 9600BPS

GPS.G3-X-03002

Abstract: ANTARIS protocol specification ] Timer / Counter SRAM 128 kB [32 Bit] VBAT VCC LDO LDO ATR0635 Figure 1: Block
u-blox
Original
GPS.G3-X-03002 neo-4s IPC-SM-840B rtcm neo-4s-0-000-0 pdf 7447 G4-MS4-06107 2002/95/EC

QFN65

Abstract: toggle ic ®, RAM, ROM V5, up to ­150 dBm Sensitivity, Low Power BGA96 ATR0635 ATR0635P1 ANTARIS4
Atmel
Original
QFN65 toggle ic UHF analog AM Transceiver IC TPMS transceiver ATR4262 U642B 80C51
Abstract: the ATR0635P1. The ATR0635P1â'™s 32-bit RISC processor accesses the external memory via SPI (serial , Emulation debug interface is supported via the JTAG/ICE port of the ATR0635P1. The ATR0635P1 architecture , the ATR0635P1. If VBAT is applied first, the current consumption of the RTC and backup SRAM is , , Pb-free, RoHS-compliant ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635P1 Automotive , 1. Description The ATR0635P1 is a low-power, single-chip GPS receiver, especially designed to meet Atmel
Original
4979D

NMEA 0183 protocol GPS

Abstract: ATR0635 Emulation debug interface is supported via the JTAG/ICE port of the ATR0635P1. The ATR0635P1 architecture , . The pin P16/NEEPROM signals the firmware that a serial EEPROM is connected to the ATR0635P1. The ATR0635P1's 32-bit RISC processor accesses the external memory via SPI (serial peripheral interface). For best , properly if VDD18 is supplied first to the ATR0635P1. If VBAT is applied first, the current consumption of , mm Pitch, Pb-free, RoHS-compliant ANTARIS4 Single-chip GPS Receiver SuperSense ATR0635P1
Atmel
Original
NMEA 0183 protocol GPS 50 channels U-blox GPS-crystal Mpq Image Delete smd transistor device marking p18 smd transistor marking p14

ATA5722

Abstract: ATAVRDRAGON ATR0635P1 ANTARIS4 Single-chip Device, 16-channel GPS Engine, RF Receiver, Baseband Processsor, ARM7TDMI
Atmel
Original
ATA5722 ATAVRDRAGON AT97SC3204 tsop Ir sensor interface with atmega 16 atr0834t ATA5721

ZIGBEE interface with AVR ATmega16

Abstract: Stepper motor control using AT89S52 GPS RF ARM7TDMIRAMROM V5.0 ­150 dBm BGA96 ATR0635P1 ANTARIS 4 GPS16 GPS RF
Atmel
Original
ZIGBEE interface with AVR ATmega16 Stepper motor control using AT89S52 ic stk 432 090 ELECTRONIC NOTICE BOARD USING AT89S52 circuit avr lcd 2x16 Microcontroller AT89s52 connections with lcd